# filelist

filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_if_ctrl

filenames:
  adapter_8_1.sv/adapter_8_2.sv/adapter_8_4.sv/clk_div.sv/clock_devider.sv/demultiplexer.sv/demultiplexer_12_channels.sv/demultiplexer_7_channel.sv/demultiplexer_9_channels.sv/intel_generic_serial_flash_interface_asmiblock.sv/intel_generic_serial_flash_interface_asmiblock_sim.v/intel_generic_serial_flash_interface_gpio.sv/intel_generic_serial_flash_interface_if_ctrl.sv.terp/intel_generic_serial_flash_interface_if_ctrl_hw.tcl


filenames: alt_vip_video_input_bridge_resp.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/aldec/src_hdl


filetypes: ddddddffdddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/cadence

filenames:
[cell repeats an earlier one in this file: 157 characters]


filenames: dynamic_reconfiguration_hardware/dynamic_reconfiguration_sim
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI24G_RSFEC/software


filenames: address_decode
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/rtl/address_decoder/ip_s10


filenames: cadence/mentor/models/synopsys/xcelium
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/simulation/ed_sim


filetypes: fffffffdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/verification/lib

filenames:
[cell repeats an earlier one in this file: 187 characters]


filenames: alt_vip_tpg_alg_core.ocp/alt_vip_tpg_alg_core.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/src_hdl


filetypes: ffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/rtl/ldpcDec

filenames:
[cell repeats an earlier one in this file: 100 characters]


filetypes: dffddddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core

filenames:
[cell repeats an earlier one in this file: 139 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/ftile/common/rtl/aldec/soft_logics/virtio

filenames:
[cell repeats an earlier one in this file: 203 characters]


filenames: altera_avalon_mm_slave_bfm_vhdl.vhd/altera_avalon_mm_slave_bfm_vhdl_pkg.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm_vhdl


filenames: alt_aeu_40/optical_module/pkt_client/sval_top
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest_sl/altera


filenames: altera_cai_reset_synchronizer.v/cai_avalon.v/cai_registers.v/clocked_audio_input.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/audio_ip/clocked_audio_input/aldec/src_hdl


filenames: altera_merlin_demultiplexer.sv.terp/altera_merlin_demultiplexer_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_merlin_demultiplexer


filenames: alt_vip_stream_cleaner_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_stream_cleaner_scheduler/synopsys/src_hdl


filenames: altpciexpav_lite_app.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_av_hip_avmm/cadence/avalon_lite


filenames: alt_debug.h/alt_exceptions.h/alt_irq.h/alt_irq_entry.h/alt_sim.h/alt_stack.h/alt_warning.h
filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/nios2_ip/altera_nios2/HAL/inc/sys


filenames: alt_ehipc3_fm_sl_traffic_controller
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3_fm/aldec/example_project/common


filenames: 10g_mac_reg_map.tcl/mac_inc.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/hwtesting/system_console/mac


filenames: soft_lckppm_det.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sdi_ii/soft_lockppm_det/mentor


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/adapter/mentor/tx

filenames:
[cell repeats an earlier one in this file: 107 characters]


filetypes: ffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/pgm/altera_crcerror_verify/altera_crcerror_verify2

filenames:
[cell repeats an earlier one in this file: 1492 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr
filetypes: ddddddddddddd
filenames:
  alt_xcvr_core/alt_xcvr_generic/alt_xcvr_ip_lib/alt_xcvr_tcl_packages/altera_xcvr_10gbase_kr/altera_xcvr_cal/altera_xcvr_native_phy/altera_xcvr_pcie_hip_native/altera_xcvr_pll/altera_xcvr_reset_control/altera_xcvr_reset_control_s10/utils/xcvr_reset_control_fmh


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_warp_line_store/cadence


filenames: rcfg_s10_overide.sv/rcfg_s10_pcs_ctrl.sv/rcfg_s10_prbs.sv/rcfg_s10_teng.sv/rcfg_s10_txeq_ctrl.sv
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/stratix10/reconfig/mentor


filenames: lib
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_fft_ii/cadence/src/rtl


filenames: example_project
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3_fm/mentor


filenames: alt_vip_common_sync.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_sync/src_hdl


filenames: edid_ram.tcl.terp/hdmi_ltp_chk.v/hdmi_rx_top.v.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/hw_demo/a10_frl_demo/rtl/hdmi_rx


filenames: intel_generic_serial_flash_interface_csr.sv/intel_generic_serial_flash_interface_csr_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_csr


filetypes: fffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl/ethernet_traffic_controller/eth_std_traffic_controller/crc32

filenames:
[cell repeats an earlier one in this file: 178 characters]


filenames: verilog
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_ed/cadence/example_design


filenames: altera_eth_10gmem_statistics_collector.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/cadence


filenames: phy_ip_inc.tcl/phy_ip_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/hwtesting/system_console/phy


filenames: avmmReady/baseLimitCmp/nstageCmp/pipestage
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/soft_switch/sep/rtl/common


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_avmm/example_designs/c4gx_gen1x4

filenames:
[cell repeats an earlier one in this file: 123 characters]


filenames: Makefile.txt/ref.c
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/mcdma/software/user/cli/sample


filetypes: dfffffffffffffffffffffffffffffffffffffffffdffffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g_bm

filenames:
[cell repeats an earlier one in this file: 1028 characters]


filenames: alt_vip_video_input_bridge_resp.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/synopsys/src_hdl


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/altera_pcie_s10_hprxm

filenames:
[cell repeats an earlier one in this file: 243 characters]


filenames: alt_vip_common_onehot_to_binary.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_onehot_to_binary/src_hdl


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e25s10/25g/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 155 characters]


filetypes: dffddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_ed/synopsys

filenames:
[cell repeats an earlier one in this file: 145 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_data_by_line_rearrange


filenames: altera_mm_mgmt_wrapper.sv/altera_mm_mgmt_wrapper_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sld/mm/altera_mm_mgmt_wrapper


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_sriov2/mentor


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_highspeed_rs/src/testbench

filenames:
[cell repeats an earlier one in this file: 165 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40/40g/rtl/csr

filenames:
[cell repeats an earlier one in this file: 215 characters]


filenames: pkt_client.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40/example_project/hwtest/altera/pkt_client


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_weave_scheduler/mentor


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder_2_5g

filenames:
[cell repeats an earlier one in this file: 130 characters]


filenames: hmcc_example.qpf/hmcc_example.qsf.terp/hmcc_example.sdc/sysconsole_testbench.tcl
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hmcc_mtaps/a10_example_design/par


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/synopsys/rtl/rst_ctrl

filenames:
[cell repeats an earlier one in this file: 125 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_soft_10gbaser/synopsys/sv_soft_pcs

filenames:
[cell repeats an earlier one in this file: 518 characters]


filenames: mon_inc.tcl/mon_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/hwtesting/system_console/traffic_controller/mon


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e25s10/25g_ptp/synopsys

filenames:
[cell repeats an earlier one in this file: 338 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/audio_ip/clocked_audio_output/cadence/src_hdl

filenames:
[cell repeats an earlier one in this file: 106 characters]


filetypes: fffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_highspeed_rs/src/dec/aldec

filenames:
[cell repeats an earlier one in this file: 610 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/synopsys/rtl/pfc/rx

filenames:
[cell repeats an earlier one in this file: 122 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/enc/rtl/core

filenames:
[cell repeats an earlier one in this file: 141 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_hps/dm/ddr/util
filetypes: ffffffffffffffffffff
filenames:
  arch_expert.tcl/channel_uncertainty.tcl/common_gui.properties/common_messages.properties/common_params.properties/common_ports.properties/ctrl_expert.tcl/device_family.tcl/doc_gen.tcl/enum_defs.tcl/enum_defs_family_traits_and_features.tcl/enum_defs_interfaces.tcl/enums.tcl/hps_csr.tcl/hwtcl_debug.tcl/hwtcl_utils.tcl/math.tcl/messaging.tcl/pkgIndex.tcl/qini.tcl


filenames: vcs
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/simulation/ed_sim/synopsys


filenames: gxb_rx.tcl.terp/gxb_rx_reset.tcl.terp/gxb_tx.tcl.terp/gxb_tx_fpll.tcl.terp/gxb_tx_reset.tcl.terp
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/hw_demo/a10_frl_demo/rtl/gxb


filenames: alt_vip_common_sync_generation.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sync_generation/src_hdl


filenames: Makefile.mk/Makefile_windows.mk/hmc_cfg.sv.terp/hmcc_tb.sv.terp/ncsim_wave_gen.tcl/vsim.do
filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hmcc/a10_example_design/sim


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_s10_htile/tcl

filenames:
[cell repeats an earlier one in this file: 148 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_stats/mentor


filetypes: fffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/iconnect/alt_hiconnect_burst_adapter

filenames:
[cell repeats an earlier one in this file: 114 characters]


filenames: alt_vip_common_pip_bunch.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_pip_bunch/src_hdl


filenames: altera_eth_gmii_ptp_inserter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_ptp_inserter/mentor


filenames: alt_vip_clipper_alg_core.ocp/alt_vip_clipper_alg_core.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/src_hdl


filenames: alt_e40_tx_top_sv.qpf/alt_e40_tx_top_sv.qsf/alt_e40_tx_top_sv.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/example/alt_e40_tx_top_sv


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/synopsys/s10

filenames:
[cell repeats an earlier one in this file: 195 characters]


filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_adapters

filenames:
[cell repeats an earlier one in this file: 149 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_sdi_alg_core/mentor


filetypes: fffdffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_gpio/altera_gpio_core10

filenames:
[cell repeats an earlier one in this file: 243 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_shift_mux


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40c3/40g/mentor/rtl/mac

filenames:
[cell repeats an earlier one in this file: 222 characters]


filenames: issp.tcl/kr4.tcl/kr_lpbk.tcl/main.tcl
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/example_project/hwtest_sl/kr4


filenames: altera_merlin_threadid_splitter_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_merlin_multithread_traffic_limiter/threadid_splitter


filetypes: dffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion

filenames:
[cell repeats an earlier one in this file: 104 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_generic_step_count


filenames: alt_vip_tpg_const_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_const_alg_core/cadence/src_hdl


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/del_calc

filenames:
[cell repeats an earlier one in this file: 150 characters]


filenames: altera_10gbaser_phy_clockcomp.sv/altera_10gbaser_phy_rx_fifo.sv/altera_10gbaser_phy_soft_fifo.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_10gbaser_phy/a10_soft_pcs/aldec


filenames: alt_vip_vfb_sync_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/synopsys/src_hdl


filenames: alt_e40_rx_e4x10_base.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/phy/mentor/pma_siv/alt_e40_rx_e4x10


filenames: altera_oct_common.tcl/pkgIndex.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_oct/altera_oct_common


filenames: altera_rapidio_reg_mnt.v/altera_rapidio_reg_mnt_drbell.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/cadence/reg_mnt/tl_large


filenames: HAL/altera_up_avalon_parallel_port_hw.tcl/altera_up_avalon_parallel_port_sw.tcl/doc/hdl
filetypes: dffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/university_program/input_output/altera_up_avalon_parallel_port


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/hbm/ip_axi_ufi_adapter/mentor/rtl

filenames:
  altera_axi_ufi_adapter.sv/altera_axi_ufi_axi_backpressure.sv/altera_axi_ufi_axi_burst_ctrl.sv/altera_axi_ufi_monitor.sv/altera_axi_ufi_read_aligner.sv/altera_axi_ufi_skid_buffer.sv/altera_axi_ufi_soft_logic.sv


filenames: eth_ultra_mac_inc.tcl/eth_ultra_phy_inc.tcl/eth_ultra_stats_inc.tcl/main.tcl
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/example_project/hwtest/altera/alt_aeu_40


filenames: alt_ehipc2_lut6.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/mentor/rtl/alt_ehipc2_lib/hslx/fm


filenames: bchp_search.vhd/bchp_shift_search.vhd/bchp_shift_searches.vhd
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_bch/synopsys/bch_dec/src/bchp_search


filenames: gen_inc.tcl/gen_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/hwtesting/system_console/traffic_controller/gen


filenames: alt_vip_common_pip_merge.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_pip_merge/src_hdl


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/aldec/altera_rapidio2_native_phy_ip/native_phy_arriav_gz/native_phy_1x


filenames: altera_epcq_controller2.c
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/pgm/altera_epcq_controller2/HAL/src


filenames: altera_eth_tse_pcs_pma_phyip.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_phyip/aldec


filetypes: fffffffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/emif/system_console_toolkits/emif_cal_dbg/packages/util

filenames:
  cal_helper.tcl/connection_manager.tcl/constants.tcl/core.tcl/debug_data_struct.tcl/debug_print.tcl/eye_viewer_expert.tcl/family/family_expert.tcl/param_table.tcl/tables_expert.tcl/tg_helper.tcl


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/altera_pcie_s10_writedatamover

filenames:
[cell repeats an earlier one in this file: 520 characters]


filetypes: ffffffffffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_cic_ii/aldec/src/rtl

filenames:
[cell repeats an earlier one in this file: 392 characters]


filenames: altera_sdm_gpo.sv/altera_sdm_gpo_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/pgm/altera_sdm_atom_wrapper/altera_sdm_gpo


filenames: csr/efc/kr/mac/pcs/top
filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e50s10/50g/cadence/rtl


filetypes: dfddfdfdffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/hwtesting/system_console

filenames:
[cell repeats an earlier one in this file: 151 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_erasure_dec/mentor/src

filenames:
[cell repeats an earlier one in this file: 288 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/mentor/logical/maintenance/tl_small

filenames:
[cell repeats an earlier one in this file: 139 characters]


filetypes: dffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/altera_pcie_s10_link_inspector

filenames:
[cell repeats an earlier one in this file: 156 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/aldec


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e25s10/25g/synopsys/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 155 characters]


filenames: lib
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/altera_eth_tse/src/software


filenames: intel_fpga_anti_tamper_lite.sv/intel_fpga_anti_tamper_lite_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/pgm/intel_fpga_anti_tamper_lite


filenames: native_phy_1x/native_phy_2x/native_phy_4x
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/cadence/altera_rapidio2_native_phy_ip/native_phy_cyclonev


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_linebuf_ctrl/synopsys


filenames: alt_vip_tpg_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/mentor/src_hdl


filenames: ethernet_model/mdio
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_testbench/testbench/models/vhdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/cadence/reordering

filenames:
[cell repeats an earlier one in this file: 122 characters]


filenames: alt_vip_gamma_corrector_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_gamma_corrector_scheduler/synopsys/src_hdl


filetypes: ffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/synopsys/rtl/alt_ehipc2_lib/hslx/common

filenames:
  alt_ehipc2_and3t0.v/alt_ehipc2_and3t1.v/alt_ehipc2_and4t0.v/alt_ehipc2_and4t1.v/alt_ehipc2_avalon_mm_read_combine.v/alt_ehipc2_cnt6.v/alt_ehipc2_eqc15h7cfbt2.v/alt_ehipc2_eqc19h4e1fbt2.v/alt_ehipc2_eqc4h9t1.v/alt_ehipc2_eqc5h07t1.v/alt_ehipc2_eqc5h0ft1.v/alt_ehipc2_eqc5h18t1.v/alt_ehipc2_eqc5h1bt1.v/alt_ehipc2_eqc5h1ft1.v/alt_ehipc2_fmon8.v/alt_ehipc2_metronome32000.v/alt_ehipc2_metronome320000.v/alt_ehipc2_mux2w1t0s0.v/alt_ehipc2_mux2w1t0s1.v/alt_ehipc2_mux2w1t0s2.v/alt_ehipc2_mux2w1t1s2.v/alt_ehipc2_mux4w1t0s0.v/alt_ehipc2_mux4w1t0s1.v/alt_ehipc2_mux4w1t1s1.v/alt_ehipc2_mux8w1t2s1.v/alt_ehipc2_ripple16.v/alt_ehipc2_status_sync.v/alt_ehipc2_sync1r1.v/dual_clock_fifo.v/sc_fifo.v


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/aldec


filenames: aldec/alt_vip_warp_scheduler_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_warp_scheduler


filenames: cadence/mentor/models/synopsys/xcelium
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/simulation/ed_sim


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/mentor_vip_ae/axi4lite/examples/ex1_back_to_back_vhd

filenames:
[cell repeats an earlier one in this file: 111 characters]


filenames: alt_dual_boot.v/alt_dual_boot_avmm.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dual_boot/rtl/synopsys


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_adv_seu_detection/mentor

filenames:
[cell repeats an earlier one in this file: 171 characters]


filenames: altpcie_a10_tbed_hwtcl.v/verilog
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_a10_tbed/synopsys


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/25g/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 153 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_v_down_core/synopsys/src_hdl

filenames:
[cell repeats an earlier one in this file: 116 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_rotate_mux


filenames: aldec/cadence/intel_hdmi_rx_core_phy_intf.v/intel_hdmi_rx_oversample.v/mentor/synopsys
filetypes: ddffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/src/phy_intf/rx


filenames: jtag_basic.tcl/main.tcl/report.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest/common


filenames: quartus/rtl/script/simulation
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/de_gen/cyclone_10


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/synopsys/completion

filenames:
[cell repeats an earlier one in this file: 231 characters]


filenames: LL10GMAC.xml.txt/build_stp.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/MAC/stp


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/synopsys


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/LTE/cadence/src/rtl/encoder

filenames:
[cell repeats an earlier one in this file: 278 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/aldec/rtl/ldpcDec/coreHT

filenames:
[cell repeats an earlier one in this file: 358 characters]


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/mcdma/src/synopsys/h2ddm

filenames:
[cell repeats an earlier one in this file: 382 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/university_program/memory/altera_up_flash_memory/hdl

filenames:
[cell repeats an earlier one in this file: 177 characters]


filenames: altera_ldpc_wimedia_enc.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_wimedia_enc/synopsys


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40/40g_kr4_s10/synopsys/common_src

filenames:
[cell repeats an earlier one in this file: 232 characters]


filenames: alt_e100_mac_addr_regs.v/alt_e100_mac_csr.v/alt_e100_status_cntr_pause_sync.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/mac/cadence/csr


filetypes: fffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_ed/ast2avmm_512_ed

filenames:
[cell repeats an earlier one in this file: 151 characters]


filenames: libbtc_dprx_syslib.a
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/software/btc_dprx_syslib/release


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/cadence


filetypes: ffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_sl3/src/phy/soft_pcs/aldec

filenames:
[cell repeats an earlier one in this file: 962 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_parallel_flash_loader

filenames:
[cell repeats an earlier one in this file: 395 characters]


filenames: common
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/aldec/example_project


filenames: j204c_rx_regmap.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_jesd204c/src/rx/mentor/rdf/csrgen_output


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/LWHAL


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/audio_ip/clocked_audio_input/cadence


filenames: alt_vip_vert_scaler_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core/synopsys/src_hdl


filetypes: ffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/synopsys/altera_pcie_s10_sriov_bridge

filenames:
  altera_pcie_s10_cfg_vf_pend_flr.v/altera_pcie_s10_cfg_vf_pend_flr_release.v/altera_pcie_s10_cfg_vf_pend_reset.v/altera_pcie_s10_sriov_bridge.sv/altera_pcie_s10_sriov_cfg_dataflow.v/altera_pcie_s10_sriov_cfg_vf_ats_cap.v/altera_pcie_s10_sriov_cfg_vf_enable_init.v/altera_pcie_s10_sriov_cfg_vf_error_rep_fifo.v/altera_pcie_s10_sriov_cfg_vf_error_status_fifo.v/altera_pcie_s10_sriov_cfg_vf_msix_cap.v/altera_pcie_s10_sriov_cfg_vf_pci_cmd_reg.v/altera_pcie_s10_sriov_cfg_vf_pci_status_reg.v/altera_pcie_s10_sriov_cfg_vf_regset.v/altera_pcie_s10_sriov_cfg_vf_status_array.v/altera_pcie_s10_sriov_cfg_vf_tph_req_cap.v/altera_pcie_s10_sriov_cfg_vf_trans_pend_status_array.v/altera_pcie_s10_sriov_register_ram.v/altera_pcie_s10_sriov_top.v/async_fifo.v/ceb_sync.v/cpl_pending_status_sync.v/error_status_sync.v/flr_sync.v/pf_update_sync.v/sriov_extensible_interface_cdc.v/two_stage_sync.v


filenames: intel_fwd_to_st_agent.v/intel_fwd_to_st_agent_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sld/fwd/intel_fwd_to_st_agent


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_tx_phy_mgmt/synopsys


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/100g/cadence/rtl/mac

filenames:
[cell repeats an earlier one in this file: 359 characters]


filenames: altera_rapidio_io_slave_x1.v/altera_rapidio_io_slave_x2_x4.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/cadence/logical/io_slave/tl_large


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_video_packet_encode/src_hdl

filenames:
[cell repeats an earlier one in this file: 115 characters]


filenames: aldec/c/cadence/matlab/mentor/rtl/synopsys
filetypes: ddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/drf_xcvr/ip_avr_aib/synopsys


filenames: aldec/alt_vip_dil_sobel_scheduler_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_sobel_scheduler


filetypes: dfffffffdddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl

filenames:
[cell repeats an earlier one in this file: 317 characters]


filenames: drbell/io_master/io_slave/maintenance
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/mentor/logical


filenames: altera_eth_lane_encoder_2_5g.sv/altera_eth_lane_encoder_2_5g_dfa.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_encoder_2_5g/cadence


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/alt_ntrlkn_4l_3g/aldec

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filenames: pkgIndex.tcl/source/tcl
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_cdr_pll_s10


filenames: alt_vip_crs_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/cadence/src_hdl


filenames: alt_vip_common_edge_detect_chain.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_edge_detect_chain/src_hdl


filenames: includes.h/os_cpu.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/nios2_ip/altera_nios2/UCOSII/inc


filenames: ex1_back_to_back_sv/ex1_back_to_back_vhd
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/mentor_vip_ae/axi3/qsys-examples


filetypes: fffffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/rtl/eth_traffic_controller

filenames:
[cell repeats an earlier one in this file: 203 characters]


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/cadence/altera_rapidio2_native_phy_ip/native_phy_arriav/native_phy_4x


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser

filenames:
[cell repeats an earlier one in this file: 216 characters]


filenames: scu_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/hps/hard_peripheral_logical_view/scu


filenames: altera_up_avalon_de1_soc_adc.h/altera_up_avalon_de1_soc_adc_regs.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/university_program/input_output/altera_up_avalon_de1_soc_adc/HAL/inc


filenames: altera_eth_tse_pcs_pma_gxb.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_gxb/aldec


filenames: alt_e50s10_kr_rcfg_arb.sv/alt_e50s10_reco_arbiter.v/alt_e50s10_resync_nocut.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e50s10/50g/cadence/rtl/kr


filenames: alt_e40_fc_top.v/alt_e40_rx_fc.v/alt_e40_tx_fc.v/alt_e40_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40emu/40g/aldec/rtl/efc


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/stratix10/common_src/cadence

filenames:
[cell repeats an earlier one in this file: 161 characters]


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/25g_rsfec/synopsys

filenames:
[cell repeats an earlier one in this file: 622 characters]


filenames: alt_mge_packet_classifier_s10.ip
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/rtl/pkt_classifier


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/ptile/common/rtl/whr_adapters/adapter_128s_to_256e

filenames:
[cell repeats an earlier one in this file: 300 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/synopsys/src_hdl

filenames:
[cell repeats an earlier one in this file: 225 characters]


filetypes: ffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/aldec/altera_pcie_s10_sriov_bridge

filenames:
  altera_pcie_s10_cfg_vf_pend_flr.v/altera_pcie_s10_cfg_vf_pend_flr_release.v/altera_pcie_s10_cfg_vf_pend_reset.v/altera_pcie_s10_sriov_bridge.sv/altera_pcie_s10_sriov_cfg_dataflow.v/altera_pcie_s10_sriov_cfg_vf_ats_cap.v/altera_pcie_s10_sriov_cfg_vf_enable_init.v/altera_pcie_s10_sriov_cfg_vf_error_rep_fifo.v/altera_pcie_s10_sriov_cfg_vf_error_status_fifo.v/altera_pcie_s10_sriov_cfg_vf_msix_cap.v/altera_pcie_s10_sriov_cfg_vf_pci_cmd_reg.v/altera_pcie_s10_sriov_cfg_vf_pci_status_reg.v/altera_pcie_s10_sriov_cfg_vf_regset.v/altera_pcie_s10_sriov_cfg_vf_status_array.v/altera_pcie_s10_sriov_cfg_vf_tph_req_cap.v/altera_pcie_s10_sriov_cfg_vf_trans_pend_status_array.v/altera_pcie_s10_sriov_register_ram.v/altera_pcie_s10_sriov_top.v/async_fifo.v/ceb_sync.v/cpl_pending_status_sync.v/error_status_sync.v/flr_sync.v/pf_update_sync.v/sriov_extensible_interface_cdc.v/two_stage_sync.v


filetypes: ffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_100g_mac/mentor

filenames:
[cell repeats an earlier one in this file: 659 characters]


filenames: alt_vip_common_pip_bunch.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_pip_bunch/src_hdl


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_a10_ed/altpcie_simple_downstream_apps

filenames:
[cell repeats an earlier one in this file: 128 characters]


filenames: altera_avalon_st_packet_switch_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_avalon_st_packet_switch


filenames: altpcie_pcie_reconfig_bridge.v/altpcie_pll_100_250.v/altpcie_pll_125_250.v/altpcie_rs_serdes.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_avmm/common


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/cadence/logical/io_slave/128

filenames:
[cell repeats an earlier one in this file: 490 characters]


filenames: alt_vip_pip_sop_realign.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_sop_realign/src_hdl


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/hbm/ip_axi_ufi_adapter/cadence/rtl

filenames:
  altera_axi_ufi_adapter.sv/altera_axi_ufi_axi_backpressure.sv/altera_axi_ufi_axi_burst_ctrl.sv/altera_axi_ufi_monitor.sv/altera_axi_ufi_read_aligner.sv/altera_axi_ufi_skid_buffer.sv/altera_axi_ufi_soft_logic.sv


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_gamma_corrector_alg_core/cadence


filenames: altpcie_a10_tbed_hwtcl.v/verilog
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_a10_tbed/cadence


filenames: alt_vip_common_frame_counter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_frame_counter/src_hdl


filenames: alt_mge_rd_addrdec_mch_s10.qsys/alt_mge_rd_avmm_mux_xcvr_rcfg_s10.qsys/ip_s10
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/rtl/address_decoder


filenames: alt_vip_warp_ac.sv/alt_vip_warp_bilinear_ac.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_warp_ac/mentor/src_hdl


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sld/st/intel_st_debug_if/cadence

filenames:
  intel_st_dbg_if_csr.sv/intel_st_dbg_if_csr_h.sv/intel_st_dbg_if_dma_wrapper.sv/intel_st_dbg_if_rd_dma.sv/intel_st_dbg_if_snk.sv/intel_st_dbg_if_src.sv/intel_st_dbg_if_top.sv/intel_st_dbg_if_wr_dma.sv


filenames: rx_checker/tb_control/tb_top.v.terp/tb_top_internal.v.terp/tx_checker
filetypes: ddffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sdi_ii/sdi_ii_example_design/common/simulation/testbench


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_low_angle_algorithm/src_hdl

filenames:
[cell repeats an earlier one in this file: 171 characters]


filetypes: dfffdddffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_tbed

filenames:
[cell repeats an earlier one in this file: 171 characters]


filenames: alt_ehipc2_lut6.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/synopsys/rtl/alt_ehipc2_lib/hslx/s10


filenames: doorbell/io_master/io_slave/maintenance
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/cadence/logical


filenames: cm_rule_basic_enhanced_pcs.tcl/cm_rule_basic_enhanced_pcs_tb.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_common_design_example_rules/cm_rule_basic_enhanced_pcs


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/aldec/rtl/ldpcRm

filenames:
[cell repeats an earlier one in this file: 272 characters]


filenames: alt_vip_gamma_corrector_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_gamma_corrector_scheduler/cadence/src_hdl


filenames: ast/efc/eth/lib/mac/pcs/pfc/ptp
filetypes: dddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g/synopsys/rtl


filenames: altera_pci_express.sdc/altera_pcie_avgz_hip_avmm_hw.tcl/example_designs
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_avgz_hip_avmm


filenames: dp_core.tcl.terp/dp_rx.tcl.terp/dp_tx.tcl.terp/edid_memory.hex
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/de_gen/cyclone_10/simulation/core


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sld/st/intel_st_debug_if/synopsys

filenames:
  intel_st_dbg_if_csr.sv/intel_st_dbg_if_csr_h.sv/intel_st_dbg_if_dma_wrapper.sv/intel_st_dbg_if_rd_dma.sv/intel_st_dbg_if_snk.sv/intel_st_dbg_if_src.sv/intel_st_dbg_if_top.sv/intel_st_dbg_if_wr_dma.sv


filenames: altera_eth_frame_status_merger.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/aldec


filenames: altera_eth_10g_tx_register_map.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/aldec


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/aldec


filenames: common/modules
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/mentor


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_10gbaser_phy/siv/mentor

filenames:
[cell repeats an earlier one in this file: 153 characters]


filenames: alt_ntrlkn_oob_flow_tx.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/alt_ntrlkn_oob/alt_ntrlkn_oob_tx/mentor


filetypes: ffffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/rtl/eth_traffic_controller/crc32

filenames:
[cell repeats an earlier one in this file: 188 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/25g/aldec


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/ptile/common/rtl/whr_adapters/adapter_common

filenames:
[cell repeats an earlier one in this file: 561 characters]


filenames: altera_rapidio_io_slave_x1.v/altera_rapidio_io_slave_x2_x4.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/logical/io_slave/tl_large


filenames: alt_vip_common_stream_output.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_stream_output/src_hdl


filenames: sv_xcvr_data_mapper.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/sv/misc


filetypes: fffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/c

filenames:
[cell repeats an earlier one in this file: 112 characters]


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_phyip

filenames:
[cell repeats an earlier one in this file: 138 characters]


filetypes: dffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/synopsys

filenames:
  altera_pcie_s10_512_adapter/altera_pcie_s10_reset_delay_sync.v/altera_pcie_s10_sc_bitsync.v/altera_pcie_s10_sriov_bridge


filenames: altera_xcvr_reset_controller_a10.qsys/altera_xcvr_reset_controller_txpll_a10.qsys
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl/xcvr_reset_controller


filenames: alt_vip_warp_ac.sv/alt_vip_warp_bilinear_ac.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_warp_ac/synopsys/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_warp_scheduler/synopsys


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g/aldec/rtl/pfc/tx

filenames:
[cell repeats an earlier one in this file: 218 characters]


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550_kr/synopsys/rtl

filenames:
[cell repeats an earlier one in this file: 460 characters]


filenames: altera_avalon_mailbox_simple.c
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_avalon_mailbox/HAL/src


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g_kr4_a10/reconfig

filenames:
[cell repeats an earlier one in this file: 285 characters]


filenames: ctc_dec_testbench.sv.terp/ctc_enc_testbench.sv.terp
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/LTE/src/testbench


filenames: dc_fifo_0.ip
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/rtl/fifo_dcfifo/ip_s10/dc_fifo


filenames: det_lat/efifo/ls_pcs
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/cpriphy/alt_cpriphy_c3/cadence/rtl


filenames: altera_wufi_ufi_adapter.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/hbm/ip_wufi_ufi_adapter/mentor/rtl


filenames: HAL/UCOSII/altera_eth_tse_hal_sw.tcl/altera_eth_tse_ucosii_iniche_sw.tcl/inc
filetypes: ddffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/altera_eth_tse/src/software/lib


filenames: TrafficController_1588_10g/eth_1588_traffic_controller_top.v/eth_1588_traffic_controller_top_pr.v
filetypes: dff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/rtl/ethernet_traffic_controller/eth_1588_traffic_controller


filenames: adapters/alt_em10g32.v/alt_em10g32unit.v/rtl
filetypes: dffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/MAC/cadence


filenames: basic_avl_tb_top.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/example_testbench/100g


filenames: soft_logics
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/ftile/common/rtl/synopsys


filenames: altera_eth_link_fault_generation_unidirectional.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation_unidirectional/cadence


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/cadence/altera_rapidio2_native_phy_ip/native_phy_cyclonev/native_phy_2x


filenames: cadence/mentor/models/synopsys/xcelium
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/simulation/ed_sim


filenames: config.h.terp/intel_fpga_i2c.c/intel_fpga_i2c.h/main.c/xcvr_gpll_rcfg.c/xcvr_gpll_rcfg.h
filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/hw_demo/stratix_10/software/tx_control_src


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/quartus/common/devinfo/14nm/nd5u/bcm2bits_db

filenames:
[cell repeats an earlier one in this file: 2099 characters]


filenames: alt_e40_fc_top.v/alt_e40_rx_fc.v/alt_e40_tx_fc.v/alt_e40_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40c3/40g/synopsys/rtl/efc


filenames: tb_top_wave_ed.do/tb_top_waveform.do/wave.tcl/wave_vcsmx_ed.do
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_jesd204c/ed/simulation


filetypes: dffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/dec/altera_ldpc_docsis_msa

filenames:
[cell repeats an earlier one in this file: 138 characters]


filenames: alt_vip_dil_algorithm.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/mentor/src_hdl


filenames: mgls
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/mentor_vip_ae/common/linux_x86_64


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/synopsys/altera_pcie_s10_avst_sch

filenames:
[cell repeats an earlier one in this file: 696 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_xcvr_generic/mentor/ctrl

filenames:
[cell repeats an earlier one in this file: 270 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core/mentor


filenames: altera_reset_controller.v/altera_reset_synchronizer.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_reset_controller/aldec


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/aldec


filenames: altera_avalon_dma_256_hwtcl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_ed/synopsys/altera_avalon_dma


filenames: common/hwtest/templates
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e50s10/example_project


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_highspeed_rs/src/reference_designs/25_100g_ethernet/enc/synopsys

filenames:
[cell repeats an earlier one in this file: 160 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_swi/cadence/src_hdl

filenames:
[cell repeats an earlier one in this file: 163 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_10gbaser_phy/av_soft_pcs/synopsys

filenames:
[cell repeats an earlier one in this file: 503 characters]


filetypes: dffffffffddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/kr4_sv

filenames:
[cell repeats an earlier one in this file: 229 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_trigger_sync


filenames: alt_vip_dil_vof_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/alt_vip_dil_vof_scheduler/mentor/src_hdl


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/dx_altera_xcvr_native_a10/design_example_rules/common_rules

filenames:
[cell repeats an earlier one in this file: 362 characters]


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550_kr/aldec/rtl

filenames:
[cell repeats an earlier one in this file: 460 characters]


filenames: run_xcelium.sh/xcelium_in_cmd.txt
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC/example_testbench/xcelium


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/audio_ip/clocked_audio_input/mentor


filetypes: fffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/synopsys/example_project/common

filenames:
[cell repeats an earlier one in this file: 119 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/seriallite_iii/src/synopsys/source

filenames:
[cell repeats an earlier one in this file: 217 characters]


filenames: aldec/alt_vip_stream_cleaner_scheduler_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_stream_cleaner_scheduler


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_10gbaser_phy/sv_soft_pcs/synopsys

filenames:
[cell repeats an earlier one in this file: 102 characters]


filenames: aldec/alt_vip_mixer_alpha_merge_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_mixer_alpha_merge


filenames: alt_aeu_clks_100.v/alt_aeu_fifo_depth_100.v/alt_aeu_ptp_rx_100.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/aldec/rtl/eth


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_nco_ii/cadence/lib

filenames:
[cell repeats an earlier one in this file: 1736 characters]

filetypes:
[cell repeats an earlier one in this file: 115 characters]


filenames: altera_eth_crc.v/crc32.v/gf_mult32_kc.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/synopsys


filenames: alt_vip_vfb_wr_ctrl.ocp/alt_vip_vfb_wr_ctrl.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/src_hdl


filetypes: ffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/1588/synopsys

filenames:
[cell repeats an earlier one in this file: 737 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_onehot_to_binary


filenames: automap.ptf/class.ptf/netlist
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/nios2_ip/altera_nios_dev_board_stratix_2s60_es


filenames: intel_st_host_to_fwd.v/intel_st_host_to_fwd_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sld/fwd/intel_st_host_to_fwd


filenames: quartus/rtl/script/software
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/hw_demo/a10_frl_demo


filenames: seriallite4_phy_adapter.sv/seriallite4_phy_adapter_pam4.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/seriallite4/src/phy/adapter/synopsys


filenames: altera_avalon_fifo.h/altera_avalon_fifo_util.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_avalon_fifo/HAL/inc


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_encode


filetypes: fffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/src/synopsys/bitec_dp/common

filenames:
[cell repeats an earlier one in this file: 511 characters]


filenames: prbs_checker.v/prbs_generator.v/prbs_poly.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_xcvr_generic/mentor/test


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_s10/tcl

filenames:
[cell repeats an earlier one in this file: 107 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/hw_demo/common/rtl/i2c_slave

filenames:
  i2c_avl_mst_intf_gen.v/i2c_clk_cnt.v/i2c_condt_det.v/i2c_databuffer.v/i2c_rxshifter.v/i2c_slvfsm.v/i2c_spksupp.v/i2c_txout.v/i2c_txshifter.v/i2cslave_to_avlmm_bridge.v


filenames: alt_vip_guard_bands_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_guard_bands_alg_core/aldec/src_hdl


filenames: altera_eth_10g_mac_a10.qsys.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/rtl/mac


filenames: alt_vip_warp_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_warp_scheduler/mentor/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_pip_bunch


filenames: src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_erasure_dec/cadence


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g/rtl/eth

filenames:
[cell repeats an earlier one in this file: 165 characters]


filenames: altera_vit_ii_example_design.tcl/altera_vit_ii_parameters.tcl/avalon_streaming_util.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_vit_ii/src/tcl_libs


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl/pll_atxpll

filenames:
[cell repeats an earlier one in this file: 135 characters]


filenames: altpcie_a10_hip_ast_translator.sv/altpcie_ast_translator.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_a10_hip/synopsys/a10_hip_ast_translator


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_to_binary


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/emif/efficiency_monitor/rtl

filenames:
[cell repeats an earlier one in this file: 295 characters]


filenames: Makefile.txt/README.txt/perfq_app.c/perfq_app.h/perfq_threads.c
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/mcdma/software/user/cli/perfq_app


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/25g/cadence/rtl/efc

filenames:
[cell repeats an earlier one in this file: 100 characters]


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/espi_to_lpc_bridge/synopsys

filenames:
[cell repeats an earlier one in this file: 365 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/ftile/common/rtl/mentor/soft_logics/virtio

filenames:
[cell repeats an earlier one in this file: 203 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/synopsys/hip_intf

filenames:
[cell repeats an earlier one in this file: 102 characters]


filenames: altera_eth_10gkr_phy_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/rtl/phy


filenames: interrupt_vector_qsys.v/interrupt_vector_qsys_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_nios_custom_instr_interrupt_vector_qsys


filenames: altpcietb_bfm_driver.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_avmm/mentor/testbench/verilog/qsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_fir_alg_core/aldec


filetypes: ddfffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_avalon_mutex

filenames:
[cell repeats an earlier one in this file: 157 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/aldec


filenames: altera_rs_ser_transaction_converter.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/rs_ii/src/rs_ucores/dec/altera_rs_ser_transaction_converter/aldec


filenames: common/intel_pcie_sep_block_top.sv/sw_config_path/sw_ctrl_path/sw_data_path
filetypes: dfddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/soft_switch/sep/rtl/synopsys


filetypes: ffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_polar_5g/src/mentor/rtl/dec

filenames:
[cell repeats an earlier one in this file: 1012 characters]


filenames: common.tcl/config.tcl/csr_pkg.tcl/show_stats.tcl
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/altera_eth_10g_design_example/csr_scripts


filenames: common
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3_fm/mentor/example_project


filenames: LdpcEncoder.c/LdpcEncoder_cTB.c/README.txt/p_mat/txt
filetypes: fffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/enc/c


filenames: altera_up_avalon_video_dma_controller.c
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/HAL/src


filetypes: dddddddddddddddddddddddddddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/cadence/modules

filenames:
[cell repeats an earlier one in this file: 1045 characters]


filenames: alt_aeu_40_pfc_top.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g/synopsys/rtl/pfc/top


filenames: core/pkg
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/cadence/rtl


filetypes: ffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/example_project/common/alt_ehipc3_sl_traffic_controller

filenames:
[cell repeats an earlier one in this file: 645 characters]


filenames: bitec_hdmi_rx_audio.v/bitec_hdmi_rx_audio_clk_gen.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/src/hdmi_2.x/rx/synopsys/audio


filenames: ast2avmm_bridge_256_hwtcl.sv/ast2avmm_bridge_c2e_256_hwtcl.sv/rp_avmm_256
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_ed/aldec/ast2avmm_bridge_256


filenames: intel_pcie_bas.sv/intel_pcie_lite_bas.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/aldec/bas


filenames: assignments.tcl.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/de_gen/arria_10/quartus


filenames: avalonstloopback/gen/mon/traffic_controller.tcl
filetypes: dddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/hwtesting/system_console/traffic_controller


filenames: tod_inc.tcl/tod_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/hwtesting/system_console/tod


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/dr_f/mentor


filenames: alt_e40_block_distributor.v/alt_e40_pcs.ocp/alt_e40_pcs.v/alt_e40_pcs_rx.v/alt_e40_pcs_tx.v
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40/40g/rtl/pcs


filenames: seriallite4_phy_adapter.sv/seriallite4_phy_adapter_pam4.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/seriallite4/src/phy/adapter/aldec


filetypes: dfffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/alt_ntrlkn_4l_3g

filenames:
[cell repeats an earlier one in this file: 3085 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_tx_phy_mgmt/src_hdl

filenames:
[cell repeats an earlier one in this file: 108 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/aldec/rtl/ast

filenames:
[cell repeats an earlier one in this file: 316 characters]


filenames: pkt_client.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest/altera/pkt_client


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/drf_xcvr/ip_user_block/aldec


filenames: j204c_rx_regmap.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_jesd204c/src/rx/cadence/rdf/csrgen_output


filenames: alt_vip_common_fifo2.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_fifo2/src_hdl


filenames: altera_rs_ser_correct.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/rs_ii/src/rs_ucores/dec/altera_rs_ser_correct/mentor


filenames: basic_avl_tb_top.sv.terp/cadence/mentor/synopsys/xcelium
filetypes: fdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC_CPRI/example_testbench


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/mcdma/src/cadence/rx_rq

filenames:
[cell repeats an earlier one in this file: 206 characters]


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/cpriphy/alt_cpriphy_c3/example_project/hwtest_sl/src

filenames:
[cell repeats an earlier one in this file: 268 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/mentor/s10

filenames:
[cell repeats an earlier one in this file: 195 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g/rtl/ast

filenames:
[cell repeats an earlier one in this file: 229 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_cfgbp_ed/qsys_example

filenames:
[cell repeats an earlier one in this file: 159 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_bch/cadence/bch_dec/src/bchp_mb

filenames:
[cell repeats an earlier one in this file: 102 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/cadence

filenames:
[cell repeats an earlier one in this file: 190 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_dc_mixed_widths_fifo


filenames: altera_avalon_dma_256_hwtcl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_ed/mentor/altera_avalon_dma


filenames: pcie_ed_master_0.v/pcie_example_design_master_0.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_a10_ed/a10_avmm_rp_jtagmaster_bfm


filenames: aldec/alt_vip_dil_weave_scheduler_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_weave_scheduler


filenames: intel_pcie_bas.sv/intel_pcie_lite_bas.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/bas


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40/hslx/mentor

filenames:
[cell repeats an earlier one in this file: 5943 characters]

filetypes:
[cell repeats an earlier one in this file: 293 characters]


filenames: common/mr42/old_arch/r22sdf
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_fft_ii/synopsys/src/rtl/lib


filenames: build_stp.tcl/ilk_50g.txt
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_50g_stp


filenames: default_test_params_pkg.sv.terp/ed_sim
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/simulation


filenames: bcm_phy.tcl/bcm_phy_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/hwtesting/system_console/external_phy/bcm


filenames: alt_e100_e_reco/alt_e100_e_reco.qip/alt_e100_e_reco.v
filetypes: dff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/100gbe/example/common/alt_e100_e_reco


filenames: altera_eth_packet_formatter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/aldec


filenames: altera_nios2_custom_instr_master_bfm_vhdl.vhd/altera_nios2_custom_instr_master_bfm_vhdl_pkg.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/verification/altera_nios2_custom_instr_master_bfm_vhdl


filenames: alt_vip_clipper_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/cadence/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_gamma_corrector_alg_core/synopsys


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/cadence/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 307 characters]


filenames: testbench_gen_host.v/testbench_gen_host_32.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_testbench/testbench/MAC/verilog


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/university_program/input_output/altera_up_avalon_de0_nano_adc/hdl

filenames:
[cell repeats an earlier one in this file: 104 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/alt_ntrlkn_4l_6g/aldec

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/mac/tx

filenames:
[cell repeats an earlier one in this file: 401 characters]


filenames: cadence/ilk_4l_6g_rx_stripe_adapter.v/ilk_4l_6g_tx_stripe_adapter.v/mentor/synopsys
filetypes: dffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_striper/4lane


filenames: alt_vip_dil_bob_scheduler.ocp/alt_vip_dil_bob_scheduler.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_bob_scheduler/src_hdl


filetypes: fffffdfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_phylite/ip_s10_avl_ctrl

filenames:
[cell repeats an earlier one in this file: 138 characters]


filenames: alt_vip_video_over_film.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_over_film/aldec/src_hdl


filenames: altera_emif_local_reset_sim_source.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/emif/ip_local_reset_sim_source/rtl


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40emu/hslx/synopsys

filenames:
[cell repeats an earlier one in this file: 5943 characters]

filetypes:
[cell repeats an earlier one in this file: 293 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/quartus/common/devinfo/14nm
filenames:
  ddb_arm_meab.dxf/ddb_common_block.dxf/ddb_nadder-ff_hold_125_bin2s_qspcdata.ddb/ddb_nadder-ff_hold_m40_bin2s_qspcdata.ddb/ddb_nadder-ff_revnd7_hold_125_bin2s_qspcdata.ddb/ddb_nadder-ff_revnd7_hold_m40_bin2s_qspcdata.ddb/ddb_nadder-ff_revnd7_spd_0_bin1_qspcdata.ddb/ddb_nadder-ff_revnd7_spd_100_bin1_qspcdata.ddb/ddb_nadder-ff_revprod_hold_125_bin2s_qspcdata.ddb/ddb_nadder-ff_revprod_hold_m40_bin2s_qspcdata.ddb/ddb_nadder-ff_revprod_spd_0_bin1_qspcdata.ddb/ddb_nadder-ff_revprod_spd_100_bin1_qspcdata.ddb/ddb_nadder-ff_spd_0_bin1_qspcdata.ddb/ddb_nadder-ff_spd_100_bin1_qspcdata.ddb/ddb_nadder-ss_revnd7_spd_0_bin2v_qspcdata.ddb/ddb_nadder-ss_revnd7_spd_0_bin3v_qspcdata.ddb/ddb_nadder-ss_revnd7_spd_100_bin2v_qspcdata.ddb/ddb_nadder-ss_revnd7_spd_100_bin3v_qspcdata.ddb/ddb_nadder-ss_revprod_spd_0_bin2v_qspcdata.ddb/ddb_nadder-ss_revprod_spd_0_bin3v_qspcdata.ddb/ddb_nadder-ss_revprod_spd_100_bin2v_qspcdata.ddb/ddb_nadder-ss_revprod_spd_100_bin3v_qspcdata.ddb/ddb_nadder-ss_spd_0_bin2v_qspcdata.ddb/ddb_nadder-ss_spd_0_bin3v_qspcdata.ddb/ddb_nadder-ss_spd_100_bin2v_qspcdata.ddb/ddb_nadder-ss_spd_100_bin3v_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_0_bin1_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_100_bin1_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_100_bin2s_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_100_bin3ll_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_m40_bin2s_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_m40_bin3ll_qspcdata.ddb/ddb_nadder-tt_revprod_spd_0_bin1_qspcdata.ddb/ddb_nadder-tt_revprod_spd_100_bin1_qspcdata.ddb/ddb_nadder-tt_revprod_spd_100_bin2s_qspcdata.ddb/ddb_nadder-tt_revprod_spd_100_bin3ll_qspcdata.ddb/ddb_nadder-tt_revprod_spd_m40_bin2s_qspcdata.ddb/ddb_nadder-tt_revprod_spd_m40_bin3ll_qspcdata.ddb/ddb_nadder-tt_spd_0_bin1_qspcdata.ddb/ddb_nadder-tt_spd_100_bin1_qspcdata.ddb/ddb_nadder-tt_spd_100_bin2s_qspcdata.ddb/ddb_nadder-tt_spd_100_bin3ll_qspcdata.ddb/ddb_nadder-tt_spd_m40_bin2s_qspcdata.ddb/ddb_nadder-tt_spd_m40_bin3ll_qspcdata.ddb/ddb_nadder_1_dx_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_1_dx_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_1_smart_vid_ax_a_tile_part_info.ddb/ddb_nadder_1_smart_vid_ax_hhp_a_tile_part_info.ddb/ddb_nadder_1_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_1_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_1_smart_vid_mx_e_tile_part_info.ddb/ddb_nadder_1_smart_vid_mx_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_mx_hhp_e_tile_part_info.ddb/ddb_nadder_1_smart_vid_mx_hhp_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_nx_e_tile_part_info.ddb/ddb_nadder_1_smart_vid_nx_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_nx_hhp_e_tile_part_info.ddb/ddb_nadder_1_smart_vid_nx_hhp_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_sx_l_tile_part_info.ddb/ddb_nadder_1_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_transceiver_l_tile_part_info.ddb/ddb_nadder_1_smart_vid_tx_e_tile_part_info.ddb/ddb_nadder_1_smart_vid_tx_hhp_e_tile_part_info.ddb/ddb_nadder_2_density_160_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_2_density_160_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_2_density_200_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_2_density_200_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_2_dx_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_2_dx_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_2_extra_low_sx_h_tile_part_info.ddb/ddb_nadder_2_extra_low_sx_l_tile_part_info.ddb/ddb_nadder_2_extra_low_transceiver_h_tile_part_info.ddb/ddb_nadder_2_extra_low_transceiver_l_tile_part_info.ddb/ddb_nadder_2_extra_low_tx_e_tile_part_info.ddb/ddb_nadder_2_extra_low_tx_hhp_e_tile_part_info.ddb/ddb_nadder_2_extreme_low_sx_h_tile_part_info.ddb/ddb_nadder_2_extreme_low_transceiver_h_tile_part_info.ddb/ddb_nadder_2_extreme_low_tx_e_tile_part_info.ddb/ddb_nadder_2_extreme_low_tx_hhp_e_tile_part_info.ddb/ddb_nadder_2_low_ax_a_tile_part_info.ddb/ddb_nadder_2_low_ax_hhp_a_tile_part_info.ddb/ddb_nadder_2_low_mx_h_tile_part_info.ddb/ddb_nadder_2_low_mx_hhp_h_tile_part_info.ddb/ddb_nadder_2_low_sx_h_tile_part_info.ddb/ddb_nadder_2_low_sx_l_tile_part_info.ddb/ddb_nadder_2_low_transceiver_e_tile_part_info.ddb/ddb_nadder_2_low_transceiver_h_tile_part_info.ddb/ddb_nadder_2_low_transceiver_l_tile_part_info.ddb/ddb_nadder_2_low_tx_e_tile_part_info.ddb/ddb_nadder_2_low_tx_hhp_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_ax_a_tile_part_info.ddb/ddb_nadder_2_smart_vid_ax_hhp_a_tile_part_info.ddb/ddb_nadder_2_smart_vid_bpm_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_mx_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_mx_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_mx_hhp_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_mx_hhp_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_nx_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_nx_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_nx_hhp_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_nx_hhp_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_sx_l_tile_part_info.ddb/ddb_nadder_2_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_transceiver_l_tile_part_info.ddb/ddb_nadder_2_smart_vid_tx_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_tx_hhp_e_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_sx_l_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_transceiver_l_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_tx_e_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_tx_hhp_e_tile_part_info.ddb/ddb_nadder_3_density_160_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_3_density_160_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_3_density_200_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_3_density_200_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_3_dx_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_3_dx_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_3_extreme_low_sx_h_tile_part_info.ddb/ddb_nadder_3_extreme_low_sx_l_tile_part_info.ddb/ddb_nadder_3_extreme_low_transceiver_h_tile_part_info.ddb/ddb_nadder_3_extreme_low_transceiver_l_tile_part_info.ddb/ddb_nadder_3_extreme_low_tx_e_tile_part_info.ddb/ddb_nadder_3_extreme_low_tx_hhp_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_mx_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_mx_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_mx_hhp_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_mx_hhp_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_nx_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_nx_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_nx_hhp_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_nx_hhp_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_sx_l_tile_part_info.ddb/ddb_nadder_3_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_transceiver_l_tile_part_info.ddb/ddb_nadder_3_smart_vid_tx_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_tx_hhp_e_tile_part_info.ddb/ddb_nadder_3_ultra_extreme_low_sx_l_tile_part_info.ddb/ddb_nadder_3_ultra_extreme_low_transceiver_l_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_sx_l_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_transceiver_l_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_tx_e_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_tx_hhp_e_tile_part_info.ddb/ddb_nadder_aiot_ff_0c_fast.sin/ddb_nadder_aiot_ff_100c_fast.sin/ddb_nadder_aiot_ff_125c_fast.sin/ddb_nadder_aiot_ff_n40c_fast.sin/ddb_nadder_aiot_ff_n55c_fast.sin/ddb_nadder_aiot_ii_0c_slow.sin/ddb_nadder_aiot_ii_100c_slow.sin/ddb_nadder_aiot_ii_125c_slow.sin/ddb_nadder_aiot_ii_n40c_slow.sin/ddb_nadder_aiot_ii_n55c_slow.sin/ddb_nadder_aiot_ss_0c_slow.sin/ddb_nadder_aiot_ss_100c_slow.sin/ddb_nadder_aiot_ss_125c_slow.sin/ddb_nadder_aiot_ss_n40c_slow.sin/ddb_nadder_aiot_ss_n55c_slow.sin/ddb_nadder_aiot_tt_0c_slow.sin/ddb_nadder_aiot_tt_100c_nom.sin/ddb_nadder_aiot_tt_100c_slow.sin/ddb_nadder_aiot_tt_125c_slow.sin/ddb_nadder_aiot_tt_25c_nom.sin/ddb_nadder_aiot_tt_n40c_slow.sin/ddb_nadder_aiot_tt_n55c_slow.sin/ddb_nadder_alm.dxf/ddb_nadder_clock_pwr.utn/ddb_nadder_clock_uncertainty.sin/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_dibss-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dibss-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dibss-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dibss-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dibss-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dibss-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dibss-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dibss-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dibss-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dibss-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dibss-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dibss-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dibss-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dibss-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dibss_common_model.ddb/ddb_nadder_dibss_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dibss_test-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dibss_test-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dibss_test-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dibss_test-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dibss_test-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dibss_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dibss_test-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dibss_test_common_model.ddb/ddb_nadder_dsp.dxf/ddb_nadder_dsp_prime.dxf/ddb_nadder_dspsub-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dspsub-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dspsub-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dspsub-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dspsub-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dspsub-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dspsub-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dspsub-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dspsub_common_model.ddb/ddb_nadder_dspsub_pwr.utn/ddb_nadder_dspsubprime-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dspsubprime-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dspsubprime-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dspsubprime-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dspsubprime-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dspsubprime-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dspsubprime-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dspsubprime-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dspsubprime_common_model.ddb/ddb_nadder_dspsubprime_pwr.utn/ddb_nadder_emif_fls_e1.sin/ddb_nadder_emif_fls_e2.sin/ddb_nadder_emif_fls_e3.sin/ddb_nadder_emif_fls_i1.sin/ddb_nadder_emif_fls_i2.sin/ddb_nadder_emif_fls_i3.sin/ddb_nadder_esramspwrapper-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_esramspwrapper-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_esramspwrapper-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_esramspwrapper-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_esramspwrapper-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_esramspwrapper-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_esramspwrapper-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_esramspwrapper-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_esramspwrapper_common_model.ddb/ddb_nadder_fp_dsp.dxf/ddb_nadder_hbmc-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_hbmc-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_hbmc-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_hbmc-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_hbmc-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_hbmc-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_hbmc-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_hbmc-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_hbmc_common_model.ddb/ddb_nadder_hbmc_nd2h-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_hbmc_nd2h-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_hbmc_nd2h-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_hbmc_nd2h-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_hbmc_nd2h-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_hbmc_nd2h-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_hbmc_nd2h_common_model.ddb/ddb_nadder_hbmc_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_hbmc_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_test_common_model.ddb/ddb_nadder_hd_altpe3_hip_pwr.utn/ddb_nadder_hdr.ddb/ddb_nadder_hps_pwr.utn/ddb_nadder_hssi_cr_aux_bot_pwr.utn/ddb_nadder_hssi_tile_pwr.utn/ddb_nadder_ibis_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_ibis_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_ibis_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_ibis_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_ibis_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_ibis_sim_cache.900mv_tt_25c_nom.hsd/ddb_nadder_info.ddb/ddb_nadder_infomap_pwr.utn/ddb_nadder_io.dxf/ddb_nadder_io48tilelvds_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_io48tilelvds_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_io48tilelvds_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_io48tilelvds_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_io48tilelvds_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_io48tilelvds_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_io48tilelvds_0_common_model.ddb/ddb_nadder_io48tilelvds_0_pwr.utn/ddb_nadder_io48tilelvds_10_pwr.utn/ddb_nadder_io48tilelvds_11_pwr.utn/ddb_nadder_io48tilelvds_1_pwr.utn/ddb_nadder_io48tilelvds_2_pwr.utn/ddb_nadder_io48tilelvds_3_pwr.utn/ddb_nadder_io48tilelvds_4_pwr.utn/ddb_nadder_io48tilelvds_5_pwr.utn/ddb_nadder_io48tilelvds_6_pwr.utn/ddb_nadder_io48tilelvds_7_pwr.utn/ddb_nadder_io48tilelvds_8_pwr.utn/ddb_nadder_io48tilelvds_9_pwr.utn/ddb_nadder_io_48_lvds_tile-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_io_48_lvds_tile-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_io_48_lvds_tile-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_io_48_lvds_tile-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_io_48_lvds_tile-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_io_48_lvds_tile-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_io_48_lvds_tile_common_model.ddb/ddb_nadder_io_48_lvds_tile_pwr.utn/ddb_nadder_io_48_lvds_tile_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_io_48_lvds_tile_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile_test_common_model.ddb/ddb_nadder_io_buffer_model_pwr.utn/ddb_nadder_io_group.dxf/ddb_nadder_io_sim_cache.800mv_ff_0c_fast.hsd/ddb_nadder_io_sim_cache.800mv_ff_100c_fast.hsd/ddb_nadder_io_sim_cache.800mv_ff_125c_fast.hsd/ddb_nadder_io_sim_cache.800mv_ff_n40c_fast.hsd/ddb_nadder_io_sim_cache.800mv_ff_n55c_fast.hsd/ddb_nadder_io_sim_cache.800mv_ss_0c_slow.hsd/ddb_nadder_io_sim_cache.800mv_ss_100c_slow.hsd/ddb_nadder_io_sim_cache.800mv_ss_125c_slow.hsd/ddb_nadder_io_sim_cache.800mv_ss_n40c_slow.hsd/ddb_nadder_io_sim_cache.800mv_ss_n55c_slow.hsd/ddb_nadder_io_sim_cache.850mv_ff_0c_fast.hsd/ddb_nadder_io_sim_cache.850mv_ff_100c_fast.hsd/ddb_nadder_io_sim_cache.850mv_ff_125c_fast.hsd/ddb_nadder_io_sim_cache.850mv_ff_n40c_fast.hsd/ddb_nadder_io_sim_cache.850mv_ff_n55c_fast.hsd/ddb_nadder_io_sim_cache.850mv_ii_0c_slow.hsd/ddb_nadder_io_sim_cache.850mv_ii_100c_slow.hsd/ddb_nadder_io_sim_cache.850mv_ii_125c_slow.hsd/ddb_nadder_io_sim_cache.850mv_ii_n40c_slow.hsd/ddb_nadder_io_sim_cache.850mv_ii_n55c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_io_sim_cache.900mv_ff_100c_fast.hsd/ddb_nadder_io_sim_cache.900mv_ff_125c_fast.hsd/ddb_nadder_io_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_io_sim_cache.900mv_ff_n55c_fast.hsd/ddb_nadder_io_sim_cache.900mv_ii_0c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ii_125c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ii_n40c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ii_n55c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ss_0c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ss_125c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ss_n40c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ss_n55c_slow.hsd/ddb_nadder_io_sim_cache.900mv_tt_0c_slow.hsd/ddb_nadder_io_sim_cache.900mv_tt_100c_nom.hsd/ddb_nadder_io_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_io_sim_cache.900mv_tt_125c_slow.hsd/ddb_nadder_io_sim_cache.900mv_tt_n40c_slow.hsd/ddb_nadder_io_sim_cache.900mv_tt_n55c_slow.hsd/ddb_nadder_io_sim_cache.vid1_ff_0c_fast.hsd/ddb_nadder_io_sim_cache.vid1_ff_100c_fast.hsd/ddb_nadder_io_sim_cache.vid1_ff_125c_fast.hsd/ddb_nadder_io_sim_cache.vid1_ff_n40c_fast.hsd/ddb_nadder_io_sim_cache.vid1_ff_n55c_fast.hsd/ddb_nadder_io_sim_cache.vid1_tt_0c_slow.hsd/ddb_nadder_io_sim_cache.vid1_tt_100c_slow.hsd/ddb_nadder_io_sim_cache.vid1_tt_125c_slow.hsd/ddb_nadder_io_sim_cache.vid1_tt_n40c_slow.hsd/ddb_nadder_io_sim_cache.vid1_tt_n55c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ff_0c_fast.hsd/ddb_nadder_io_sim_cache.vid2_ff_100c_fast.hsd/ddb_nadder_io_sim_cache.vid2_ff_125c_fast.hsd/ddb_nadder_io_sim_cache.vid2_ff_n40c_fast.hsd/ddb_nadder_io_sim_cache.vid2_ff_n55c_fast.hsd/ddb_nadder_io_sim_cache.vid2_ii_0c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ii_100c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ii_125c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ii_n40c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ii_n55c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ss_0c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ss_100c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ss_125c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ss_n40c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ss_n55c_slow.hsd/ddb_nadder_jspice_circuits.ddb/ddb_nadder_jspice_ff_0c.ddb/ddb_nadder_jspice_ff_100c.ddb/ddb_nadder_jspice_ff_125c.ddb/ddb_nadder_jspice_ff_n40c.ddb/ddb_nadder_jspice_ff_n55c.ddb/ddb_nadder_jspice_ii_0c.ddb/ddb_nadder_jspice_ii_100c.ddb/ddb_nadder_jspice_ii_125c.ddb/ddb_nadder_jspice_ii_n40c.ddb/ddb_nadder_jspice_ii_n55c.ddb/ddb_nadder_jspice_netlist_key_circuits.ddb/ddb_nadder_jspice_ss_0c.ddb/ddb_nadder_jspice_ss_100c.ddb/ddb_nadder_jspice_ss_125c.ddb/ddb_nadder_jspice_ss_n40c.ddb/ddb_nadder_jspice_ss_n55c.ddb/ddb_nadder_jspice_tt_0c.ddb/ddb_nadder_jspice_tt_100c.ddb/ddb_nadder_jspice_tt_125c.ddb/ddb_nadder_jspice_tt_25c.ddb/ddb_nadder_jspice_tt_n40c.ddb/ddb_nadder_jspice_tt_n55c.ddb/ddb_nadder_la_lab-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_lab-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_lab-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab_common_model.ddb/ddb_nadder_la_lab_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_lab_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_lab_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab_es_common_model.ddb/ddb_nadder_la_lab_nd7-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_lab_nd7-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_lab_nd7-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_nd7-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_nd7-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_nd7-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab_nd7_common_model.ddb/ddb_nadder_la_lab_pwr.utn/ddb_nadder_la_mlab-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_mlab-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_mlab-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab_common_model.ddb/ddb_nadder_la_mlab_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_mlab_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_mlab_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab_es_common_model.ddb/ddb_nadder_la_mlab_nd7-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_mlab_nd7-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_mlab_nd7-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_nd7-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_nd7-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_nd7-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab_nd7_common_model.ddb/ddb_nadder_la_mlab_pwr.utn/ddb_nadder_lab.dxf/ddb_nadder_lsm_top_bf-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_lsm_top_bf-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_lsm_top_bf-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_lsm_top_bf-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_lsm_top_bf-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_lsm_top_bf-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_lsm_top_bf_common_model.ddb/ddb_nadder_lut_ram.dxf/ddb_nadder_lut_register.dxf/ddb_nadder_mac.dxf/ddb_nadder_maib_ss_lib-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_maib_ss_lib-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_maib_ss_lib-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_maib_ss_lib-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_maib_ss_lib-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_maib_ss_lib-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_maib_ss_lib_common_model.ddb/ddb_nadder_maib_ss_lib_pwr.utn/ddb_nadder_maib_ss_lib_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_maib_ss_lib_test-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_maib_ss_lib_test-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib_test-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_maib_ss_lib_test_common_model.ddb/ddb_nadder_mmdigi_m20k-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_mmdigi_m20k-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_mmdigi_m20k-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_mmdigi_m20k-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_mmdigi_m20k-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_mmdigi_m20k-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_mmdigi_m20k_common_model.ddb/ddb_nadder_mmdigi_m20k_pwr.utn/ddb_nadder_mtbf_constants.sin/ddb_nadder_pad.ddb/ddb_nadder_part_info.ddb/ddb_nadder_ram.dxf/ddb_nadder_reva_aiot_ff_0c_fast.sin/ddb_nadder_reva_aiot_ff_100c_fast.sin/ddb_nadder_reva_aiot_ff_125c_fast.sin/ddb_nadder_reva_aiot_ff_n40c_fast.sin/ddb_nadder_reva_aiot_ff_n55c_fast.sin/ddb_nadder_reva_aiot_ii_0c_slow.sin/ddb_nadder_reva_aiot_ii_100c_slow.sin/ddb_nadder_reva_aiot_ii_125c_slow.sin/ddb_nadder_reva_aiot_ii_n40c_slow.sin/ddb_nadder_reva_aiot_ii_n55c_slow.sin/ddb_nadder_reva_aiot_ss_0c_slow.sin/ddb_nadder_reva_aiot_ss_100c_slow.sin/ddb_nadder_reva_aiot_ss_125c_slow.sin/ddb_nadder_reva_aiot_ss_n40c_slow.sin/ddb_nadder_reva_aiot_ss_n55c_slow.sin/ddb_nadder_reva_aiot_tt_0c_slow.sin/ddb_nadder_reva_aiot_tt_100c_nom.sin/ddb_nadder_reva_aiot_tt_100c_slow.sin/ddb_nadder_reva_aiot_tt_125c_slow.sin/ddb_nadder_reva_aiot_tt_25c_nom.sin/ddb_nadder_reva_aiot_tt_n40c_slow.sin/ddb_nadder_reva_aiot_tt_n55c_slow.sin/ddb_nadder_reva_ibis_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_reva_ibis_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_reva_ibis_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_reva_ibis_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_reva_ibis_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_reva_ibis_sim_cache.900mv_tt_25c_nom.hsd/ddb_nadder_reva_io_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_reva_io_sim_cache.900mv_ff_100c_fast.hsd/ddb_nadder_reva_io_sim_cache.900mv_ff_125c_fast.hsd/ddb_nadder_reva_io_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_reva_io_sim_cache.900mv_ff_n55c_fast.hsd/ddb_nadder_reva_io_sim_cache.900mv_ii_0c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ii_125c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ii_n40c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ii_n55c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ss_0c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ss_125c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ss_n40c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ss_n55c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_0c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_100c_nom.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_125c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_n40c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_n55c_slow.hsd/ddb_nadder_reva_jspice_circuits.ddb/ddb_nadder_reva_jspice_ff_0c.ddb/ddb_nadder_reva_jspice_ff_100c.ddb/ddb_nadder_reva_jspice_ff_125c.ddb/ddb_nadder_reva_jspice_ff_n40c.ddb/ddb_nadder_reva_jspice_ff_n55c.ddb/ddb_nadder_reva_jspice_ii_0c.ddb/ddb_nadder_reva_jspice_ii_100c.ddb/ddb_nadder_reva_jspice_ii_125c.ddb/ddb_nadder_reva_jspice_ii_n40c.ddb/ddb_nadder_reva_jspice_ii_n55c.ddb/ddb_nadder_reva_jspice_netlist_key_circuits.ddb/ddb_nadder_reva_jspice_ss_0c.ddb/ddb_nadder_reva_jspice_ss_100c.ddb/ddb_nadder_reva_jspice_ss_125c.ddb/ddb_nadder_reva_jspice_ss_n40c.ddb/ddb_nadder_reva_jspice_ss_n55c.ddb/ddb_nadder_reva_jspice_tt_0c.ddb/ddb_nadder_reva_jspice_tt_100c.ddb/ddb_nadder_reva_jspice_tt_125c.ddb/ddb_nadder_reva_jspice_tt_25c.ddb/ddb_nadder_reva_jspice_tt_n40c.ddb/ddb_nadder_reva_jspice_tt_n55c.ddb/ddb_nadder_revb_aiot_ff_0c_fast.sin/ddb_nadder_revb_aiot_ff_100c_fast.sin/ddb_nadder_revb_aiot_ff_125c_fast.sin/ddb_nadder_revb_aiot_ff_n40c_fast.sin/ddb_nadder_revb_aiot_ff_n55c_fast.sin/ddb_nadder_revb_aiot_ii_0c_slow.sin/ddb_nadder_revb_aiot_ii_100c_slow.sin/ddb_nadder_revb_aiot_ii_125c_slow.sin/ddb_nadder_revb_aiot_ii_n40c_slow.sin/ddb_nadder_revb_aiot_ii_n55c_slow.sin/ddb_nadder_revb_aiot_ss_0c_slow.sin/ddb_nadder_revb_aiot_ss_100c_slow.sin/ddb_nadder_revb_aiot_ss_125c_slow.sin/ddb_nadder_revb_aiot_ss_n40c_slow.sin/ddb_nadder_revb_aiot_ss_n55c_slow.sin/ddb_nadder_revb_aiot_tt_0c_slow.sin/ddb_nadder_revb_aiot_tt_100c_nom.sin/ddb_nadder_revb_aiot_tt_100c_slow.sin/ddb_nadder_revb_aiot_tt_125c_slow.sin/ddb_nadder_revb_aiot_tt_25c_nom.sin/ddb_nadder_revb_aiot_tt_n40c_slow.sin/ddb_nadder_revb_aiot_tt_n55c_slow.sin/ddb_nadder_revb_ibis_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_revb_ibis_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_revb_ibis_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_revb_ibis_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_revb_ibis_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_revb_ibis_sim_cache.900mv_tt_25c_nom.hsd/ddb_nadder_revb_io_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_revb_io_sim_cache.900mv_ff_100c_fast.hsd/ddb_nadder_revb_io_sim_cache.900mv_ff_125c_fast.hsd/ddb_nadder_revb_io_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_revb_io_sim_cache.900mv_ff_n55c_fast.hsd/ddb_nadder_revb_io_sim_cache.900mv_ii_0c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ii_125c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ii_n40c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ii_n55c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ss_0c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ss_125c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ss_n40c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ss_n55c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_0c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_100c_nom.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_125c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_n40c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_n55c_slow.hsd/ddb_nadder_revb_jspice_circuits.ddb/ddb_nadder_revb_jspice_ff_0c.ddb/ddb_nadder_revb_jspice_ff_100c.ddb/ddb_nadder_revb_jspice_ff_125c.ddb/ddb_nadder_revb_jspice_ff_n40c.ddb/ddb_nadder_revb_jspice_ff_n55c.ddb/ddb_nadder_revb_jspice_ii_0c.ddb/ddb_nadder_revb_jspice_ii_100c.ddb/ddb_nadder_revb_jspice_ii_125c.ddb/ddb_nadder_revb_jspice_ii_n40c.ddb/ddb_nadder_revb_jspice_ii_n55c.ddb/ddb_nadder_revb_jspice_netlist_key_circuits.ddb/ddb_nadder_revb_jspice_ss_0c.ddb/ddb_nadder_revb_jspice_ss_100c.ddb/ddb_nadder_revb_jspice_ss_125c.ddb/ddb_nadder_revb_jspice_ss_n40c.ddb/ddb_nadder_revb_jspice_ss_n55c.ddb/ddb_nadder_revb_jspice_tt_0c.ddb/ddb_nadder_revb_jspice_tt_100c.ddb/ddb_nadder_revb_jspice_tt_125c.ddb/ddb_nadder_revb_jspice_tt_25c.ddb/ddb_nadder_revb_jspice_tt_n40c.ddb/ddb_nadder_revb_jspice_tt_n55c.ddb/ddb_nadder_routing_timing_corners.ddb/ddb_nadder_rsi.ddb/ddb_nadder_rt_dspl-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_dspl-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_dspl-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_dspl-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_dspl_common_model.ddb/ddb_nadder_rt_dspl_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_dspl_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_dspl_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_dspl_es_common_model.ddb/ddb_nadder_rt_hiol-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_hiol-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_hiol-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hiol-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hiol_common_model.ddb/ddb_nadder_rt_hiol_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_hiol_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_hiol_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hiol_es_common_model.ddb/ddb_nadder_rt_hior-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_hior-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_hior-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hior-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hior_common_model.ddb/ddb_nadder_rt_hior_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_hior_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_hior_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hior_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hior_es_common_model.ddb/ddb_nadder_rt_lab-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_lab-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_lab-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_lab-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_lab_common_model.ddb/ddb_nadder_rt_lab_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_lab_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_lab_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_lab_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_lab_es_common_model.ddb/ddb_nadder_rt_m20k_dspr-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_m20k_dspr-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr_common_model.ddb/ddb_nadder_rt_m20k_dspr_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_m20k_dspr_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr_es_common_model.ddb/ddb_nadder_rt_mpt_sdm-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mpt_sdm-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm_common_model.ddb/ddb_nadder_rt_mpt_sdm_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mpt_sdm_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm_es_common_model.ddb/ddb_nadder_rt_mptol-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptol-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptol-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_common_model.ddb/ddb_nadder_rt_mptol_crc-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptol_crc-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptol_crc-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_crc_common_model.ddb/ddb_nadder_rt_mptol_crc_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptol_crc_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptol_crc_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_crc_es_common_model.ddb/ddb_nadder_rt_mptol_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptol_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptol_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_es_common_model.ddb/ddb_nadder_rt_mptor-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptor-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptor-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptor-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptor_common_model.ddb/ddb_nadder_rt_mptor_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptor_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptor_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptor_es_common_model.ddb/ddb_nadder_rt_mptpr-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptpr-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptpr-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptpr-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptpr_common_model.ddb/ddb_nadder_rt_mptpr_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptpr_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptpr_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptpr_es_common_model.ddb/ddb_nadder_sipbotssnd4h_pwr.utn/ddb_nadder_siptopssnd4h_pwr.utn/ddb_nadder_soc_hps-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_hps-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_hps-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_hps-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_hps_common_model.ddb/ddb_nadder_soc_hps_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_hps_test-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_hps_test-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps_test-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps_test-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps_test-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_hps_test-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_hps_test_common_model.ddb/ddb_nadder_soc_mpfe-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_mpfe-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_mpfe-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_mpfe-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_mpfe_common_model.ddb/ddb_nadder_soc_mpfe_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_mpfe_test-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_mpfe_test-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe_test-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe_test-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe_test-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_mpfe_test_common_model.ddb/ddb_nadder_soc_sdm-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_sdm-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_sdm-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_sdm-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_sdm_common_model.ddb/ddb_nadder_soc_sdm_lite-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_sdm_lite-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_sdm_lite-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm_lite-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm_lite-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm_lite-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_sdm_lite_common_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0_common_model.ddb/ddb_nadder_static_pwr.utn/ddb_nadder_test_block-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_test_block_common_model.ddb/ddb_nadder_timing_corner_db.ddb/ddb_nadder_trd_corner_mapping.ddb/ddb_nadder_ufind2h_uibb-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind2h_uibb-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_ufind2h_uibb-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind2h_uibb-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_ufind2h_uibb-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_ufind2h_uibb-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_ufind2h_uibb_common_model.ddb/ddb_nadder_ufind4h_esramb-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_esramb-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_ufind4h_esramb-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramb-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramb-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramb-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_esramb_common_model.ddb/ddb_nadder_ufind4h_esramt-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_esramt-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_ufind4h_esramt-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramt-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramt-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramt-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_esramt_common_model.ddb/ddb_nadder_ufind4h_uibb-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_uibb-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_ufind4h_uibb-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibb-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibb-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibb-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_uibb_common_model.ddb/ddb_nadder_ufind4h_uibb_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_uibb_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb_test_common_model.ddb/ddb_nadder_ufind4h_uibt-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_uibt-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_ufind4h_uibt-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibt-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibt-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibt-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_uibt_common_model.ddb/ddb_nadder_ufind4h_uibt_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_uibt_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt_test_common_model.ddb/ddb_nadder_uib_topnd4h_sub-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_uib_topnd4h_sub-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_uib_topnd4h_sub-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_uib_topnd4h_sub-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_uib_topnd4h_sub-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_uib_topnd4h_sub-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_uib_topnd4h_sub_common_model.ddb/ddb_nadder_uib_topnd4h_sub_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_uib_topnd4h_sub_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub_test_common_model.ddb/ddb_nadder_z1500a_pwr.utn/ddb_nadder_z1501a_pwr.utn/ddb_nadder_z1501b_pwr.utn/ddb_nadder_z1502a_pwr.utn/ddb_nadder_z1502b_pwr.utn/ddb_nadder_z1545a_pwr.utn/ddb_nadder_z1565a_pwr.utn/ddb_nadder_z8889a_pwr.utn/ddb_yeager_global_routing.dxf/ddb_yeager_local_routing.dxf/ddb_yeager_ncfg.dxf/family/io_tile/nd0/nd1/nd2/nd4h/nd4p/nd5expt_45/nd5revb/nd5u/nd7m/nd_microchip_lab/nd_minidev_45/nd_real_lab

filetypes:
  fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffdddddddddddddd


filenames: j204c_rx_regmap.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_jesd204c/src/rx/synopsys/rdf/csrgen_output


filenames: alt_vip_common_delay.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_delay/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_low_angle_algorithm/aldec


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI9P8G/hardware_test_design/ip_s10/nios_system

filenames:
[cell repeats an earlier one in this file: 220 characters]


filetypes: fffffffffffffffffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/src/mentor/bitec_dp/tx

filenames:
[cell repeats an earlier one in this file: 910 characters]


filenames: auk_dspip_ctc_decoder_et_top.vhd/auk_dspip_ctc_et_ast_source.vhd/auk_dspip_memory_simple_dual.vhd
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/LTE/aldec/src/rtl/wrapper


filenames: common_src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40/40g_kr4_s10/aldec


filenames: gxb_rx.tcl.terp/gxb_rx_reset.tcl.terp/rx_phy_top.v.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/de_gen/stratix_10/rtl/rx_phy


filenames: alt_vip_vfb_linebuf_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_linebuf_ctrl/synopsys/src_hdl


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_a10_ed/example_design/c10

filenames:
[cell repeats an earlier one in this file: 281 characters]


filenames: altera_remote_update.sv/altera_remote_update_core.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_remote_update/cadence


filetypes: dffffdddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/LTE/synopsys/src/rtl

filenames:
[cell repeats an earlier one in this file: 169 characters]


filenames: altera_rapidio2_dev16_io_slave.v/altera_rapidio2_dev8_io_slave.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/aldec/logical/io_slave/64


filenames: altera_eth_xgmii_crc.v/altera_eth_xgmii_crc32.v/altera_eth_xgmii_crc_gf_mult32_kc.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_crc/synopsys


filetypes: ffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_jesd204c/src/tx/cadence

filenames:
[cell repeats an earlier one in this file: 432 characters]


filetypes: dfffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/pgm/altera_epcq_controller2

filenames:
[cell repeats an earlier one in this file: 231 characters]


filenames: cadence/ilk_24l_6g_rx_stripe_adapter.v/ilk_24l_6g_tx_stripe_adapter.v/mentor/synopsys
filetypes: dffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_striper/24lane


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/hbm/ip_axi_ufi_adapter/aldec


filenames: altera_xcvr_atx_pll_ip_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/rtl/pll_atxpll


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/phy/cadence/pcs/tx

filenames:
[cell repeats an earlier one in this file: 252 characters]


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/cadence/altera_rapidio2_native_phy_ip/native_phy_stratixv/native_phy_4x


filenames: c10_hdmi2_demo.v.terp/sdc
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/hw_demo/cyclone_10/rtl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_gamma_corrector_alg_core/aldec


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_stream_cleaner_scheduler/mentor


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_onchip_flash/altera_onchip_flash/aldec

filenames:
[cell repeats an earlier one in this file: 259 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_stats/cadence


filenames: alt_vip_common_stream_input.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_stream_input/src_hdl


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/alt_ntrlkn_10l_6g/mentor

filenames:
[cell repeats an earlier one in this file: 1806 characters]


filenames: altera_rapidio_reg_mnt.v/altera_rapidio_reg_mnt_drbell.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/synopsys/reg_mnt/tl_small


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e25s10/example_project/reconfig_sequencer

filenames:
[cell repeats an earlier one in this file: 184 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_ed/ast_sriov

filenames:
[cell repeats an earlier one in this file: 163 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/mentor/src_hdl

filenames:
[cell repeats an earlier one in this file: 142 characters]


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40c3/hslx/common/aldec

filenames:
[cell repeats an earlier one in this file: 5912 characters]

filetypes:
[cell repeats an earlier one in this file: 291 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40emu/40g/aldec


filenames: alt_vip_common_rotate_mux.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_rotate_mux/src_hdl


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/mac/synopsys/tx

filenames:
[cell repeats an earlier one in this file: 333 characters]


filenames: eth_ex_40g_a10.qpf/eth_ex_40g_a10.qsf/eth_ex_40g_a10.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/example_project/40g_a10


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512_ed/intel_pcie_dma

filenames:
[cell repeats an earlier one in this file: 174 characters]


filetypes: fffddfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/sv

filenames:
[cell repeats an earlier one in this file: 131 characters]


filenames: alt_vip_control_slave.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/aldec/src_hdl


filenames: alt_vip_common_event_packet_decode.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_altgxb

filenames:
[cell repeats an earlier one in this file: 207 characters]


filenames: eth_ultra_mac_inc.tcl/eth_ultra_phy_inc.tcl/eth_ultra_stats_inc.tcl/main.tcl
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/example_project/hwtest_sl/altera/alt_aeu_40


filenames: alt_40gbe_tb.v/kr4_sv/run_aldec.do/run_ncsim.sh/run_vcs.sh/run_vsim.do
filetypes: fdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/example_testbenches


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e50s10/50g/mentor


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_50g_mac/synopsys

filenames:
[cell repeats an earlier one in this file: 417 characters]


filetypes: fffffdfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/rtl/eth_traffic_controller/eth_std_traffic_controller

filenames:
[cell repeats an earlier one in this file: 168 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_pip_merge


filetypes: ffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/100g/synopsys/rtl/pcs/rx

filenames:
[cell repeats an earlier one in this file: 691 characters]


filenames: dynamic_reconfiguration_hardware/dynamic_reconfiguration_sim
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC_CPRI/software


filenames: scripts
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/seriallite_iii/example/ed_sim


filenames: alt_vip_cps_scheduler.ocp/alt_vip_cps_scheduler.sv/alt_vip_cps_scheduler_core.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/src_hdl


filetypes: dffddddddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl

filenames:
[cell repeats an earlier one in this file: 248 characters]


filetypes: ffffffffffffdfddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi

filenames:
[cell repeats an earlier one in this file: 411 characters]


filenames: soft_lckppm_det.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sdi_ii/soft_lockppm_det/synopsys


filenames: alt_vip_vfb_wr_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/aldec/src_hdl


filenames: altera_rapidio_drbell.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/cadence/logical/drbell


filetypes: dffddfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core

filenames:
[cell repeats an earlier one in this file: 106 characters]


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_fft_ii/src/rtl/lib/old_arch

filenames:
[cell repeats an earlier one in this file: 1642 characters]


filenames: alt_vip_scaler_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/synopsys/src_hdl


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e50s10/hslx/cadence

filenames:
  alt_e100s10_synchronizer.v/alt_e2550_aclr_filter.v/alt_e2550_add6t1.v/alt_e2550_addc2h0t1.v/alt_e2550_alignmon32768e8.v/alt_e2550_alignmon512e8.v/alt_e2550_and11t2.v/alt_e2550_and2t0.v/alt_e2550_and2t1.v/alt_e2550_and3t0.v/alt_e2550_and3t1.v/alt_e2550_and4t0.v/alt_e2550_and4t1.v/alt_e2550_and5t0.v/alt_e2550_and5t1.v/alt_e2550_and6t0.v/alt_e2550_and6t1.v/alt_e2550_and8t2.v/alt_e2550_cnt10.v/alt_e2550_cnt2.v/alt_e2550_cnt6.v/alt_e2550_cnt6c.v/alt_e2550_cnt6cd.v/alt_e2550_cnt6i.v/alt_e2550_cnt6ic.v/alt_e2550_cnt8i.v/alt_e2550_cnt9ci.v/alt_e2550_compressor_4to3.v/alt_e2550_dec4t1.v/alt_e2550_delay1w4.v/alt_e2550_delay2w1.v/alt_e2550_delay2w2.v/alt_e2550_delay2w5.v/alt_e2550_delay3w1.v/alt_e2550_delay3w64.v/alt_e2550_delay4w1.v/alt_e2550_descram128.v/alt_e2550_dlv66.v/alt_e2550_ebip2.v/alt_e2550_edesk4.v/alt_e2550_eq2t0.v/alt_e2550_eq2t1.v/alt_e2550_eq4t1.v/alt_e2550_eq_10_const.v/alt_e2550_eqc15h7fe8t2.v/alt_e2550_eqc19h4e1fbt2.v/alt_e2550_eqc4h9t1.v/alt_e2550_eqc4hft1.v/alt_e2550_eqc5h08t1.v/alt_e2550_eqc5h0ft1.v/alt_e2550_eqc5h18t1.v/alt_e2550_eqc5h1bt1.v/alt_e2550_eqc5h1dt1.v/alt_e2550_eqc5h1ft1.v/alt_e2550_eqc9h1e8t2.v/alt_e2550_eqc9h1fbt2.v/alt_e2550_eqc9h1fdt2.v/alt_e2550_etag2_20_22.v/alt_e2550_etag2_21_23.v/alt_e2550_etagid.v/alt_e2550_etagro4.v/alt_e2550_ethdec.v/alt_e2550_ethenc.v/alt_e2550_fmon8.v/alt_e2550_frmwatch.v/alt_e2550_hw_reg.v/alt_e2550_ilv66.v/alt_e2550_lut6.v/alt_e2550_metronome320000.v/alt_e2550_mlab.sv/alt_e2550_mlab16a1r1w1.v/alt_e2550_mlab64a2r1w1.v/alt_e2550_mlab69a5r1w1.v/alt_e2550_mux2w1t0s0.v/alt_e2550_mux2w1t0s1.v/alt_e2550_mux2w1t0s2.v/alt_e2550_mux2w1t1s2.v/alt_e2550_mux2w2t0s0.v/alt_e2550_mux2w2t0s1.v/alt_e2550_mux2w2t1s1.v/alt_e2550_mux2w33t0s0.v/alt_e2550_mux2w33t0s1.v/alt_e2550_mux2w33t1s1.v/alt_e2550_mux2w66t0s0.v/alt_e2550_mux2w66t0s1.v/alt_e2550_mux2w66t1s1.v/alt_e2550_mux2w7t0s0.v/alt_e2550_mux2w7t0s1.v/alt_e2550_mux2w7t1s1.v/alt_e2550_mux4w1t0s0.v/alt_e2550_mux4w1t0s1.v/alt_e2550_mux4w1t1s1.v/alt_e2550_mux4w33t0s0.v/alt_e2550_mux4w33t0s1.v/alt_e2550_mux4w33t1s1.v/alt_e2550_mux4w36t0s0.v/alt_e2550_mux4w36t0s1.v/alt_e2550_mux4w36t1s1.v/alt_e2550_mux4w3t0s0.v/alt_e2550_mux4w3t0s1.v/alt_e2550_mux4w3t1s1.v/alt_e2550_mux4w66t0s0.v/alt_e2550_mux4w66t0s1.v/alt_e2550_mux4w66t1s1.v/alt_e2550_mux4w96t0s0.v/alt_e2550_mux4w96t0s1.v/alt_e2550_mux4w96t1s1.v/alt_e2550_mux8w1t2s1.v/alt_e2550_mx16r.v/alt_e2550_mx4r.v/alt_e2550_ohbin4.v/alt_e2550_opp33t3.v/alt_e2550_opp3t0.v/alt_e2550_opp3t1.v/alt_e2550_or2t0.v/alt_e2550_or2t1.v/alt_e2550_or4t0.v/alt_e2550_or4t1.v/alt_e2550_or8t2.v/alt_e2550_perminv4.v/alt_e2550_pulse2.v/alt_e2550_pulse64.v/alt_e2550_pulse8.v/alt_e2550_ripple16.v/alt_e2550_scram128.v/alt_e2550_secwa66.v/alt_e2550_subc2h0t1.v/alt_e2550_swap132.v/alt_e2550_swap66.v/alt_e2550_sync16m.v/alt_e2550_sync1r1.v/alt_e2550_sync1r2.v/alt_e2550_twodel69.v/alt_e2550_wdly33.v/alt_e2550_wys_lut.v/alt_e2550_xor1t0.v/alt_e2550_xor1t1.v/alt_e2550_xor2t0.v/alt_e2550_xor2t1.v/alt_e2550_xor3t0.v/alt_e2550_xor3t1.v/alt_e2550_xor4t0.v/alt_e2550_xor4t1.v/alt_e2550_xor5t0.v/alt_e2550_xor5t1.v/alt_e2550_xor6t0.v/alt_e2550_xor6t1.v/alt_e50s10_addc1h1t1.v/alt_e50s10_addc2h0t1.v/alt_e50s10_addc2h1t1.v/alt_e50s10_addc3h2t1.v/alt_e50s10_addc3h3t1.v/alt_e50s10_addc3h4t1.v/alt_e50s10_addc3h5t1.v/alt_e50s10_addc4h6t1.v/alt_e50s10_addc5h10t1.v/alt_e50s10_addc5h11t1.v/alt_e50s10_adder.v/alt_e50s10_altera_std_synchronizer_nocut.v/alt_e50s10_and11t2.v/alt_e50s10_and2t0.v/alt_e50s10_and2t1.v/alt_e50s10_and3t0.v/alt_e50s10_and3t1.v/alt_e50s10_and4t0.v/alt_e50s10_and4t1.v/alt_e50s10_and5t0.v/alt_e50s10_and5t1.v/alt_e50s10_and6t0.v/alt_e50s10_and6t1.v/alt_e50s10_avmm_combine.v/alt_e50s10_cnt2c.v/alt_e50s10_cnt3c.v/alt_e50s10_cnt4c.v/alt_e50s10_cnt5.v/alt_e50s10_cnt5c.v/alt_e50s10_cnt7c.v/alt_e50s10_crc32_acc_2_t2.v/alt_e50s10_crc32_da_2_t6.v/alt_e50s10_crc32_f_2_t15.v/alt_e50s10_crc32_rb_1_t2.v/alt_e50s10_crc32_rb_2_t2.v/alt_e50s10_crc32_rb_4_t2.v/alt_e50s10_crc32_rba_t6.v/alt_e50s10_crc32_s64_t2.v/alt_e50s10_crc32_w_2_t9.v/alt_e50s10_crc32_z64_1_t2.v/alt_e50s10_crc32_z64_2_t2.v/alt_e50s10_crccmp33w1t3.v/alt_e50s10_crccmp33w2t3.v/alt_e50s10_crcpt.v/alt_e50s10_delay13w32c.v/alt_e50s10_delay13w64c.v/alt_e50s10_delay13w8c.v/alt_e50s10_delay16w1.v/alt_e50s10_delay18w2.v/alt_e50s10_delay18w64c.v/alt_e50s10_delay19w2.v/alt_e50s10_delay19w64.v/alt_e50s10_delay1w1.v/alt_e50s10_delay29w1.v/alt_e50s10_delay2w1.v/alt_e50s10_delay2w2.v/alt_e50s10_delay2w34.v/alt_e50s10_delay2w4.v/alt_e50s10_delay2w9.v/alt_e50s10_delay3w1.v/alt_e50s10_delay3w34c.v/alt_e50s10_delay4w1.v/alt_e50s10_delay4w2.v/alt_e50s10_delay4w64c.v/alt_e50s10_delay5w2.v/alt_e50s10_delay6w1.v/alt_e50s10_delay6w11c.v/alt_e50s10_delay6w64c.v/alt_e50s10_delay7w44c.v/alt_e50s10_delay8w1.v/alt_e50s10_delay9w6c.v/alt_e50s10_delay_reg.v/alt_e50s10_dip8_32.v/alt_e50s10_ecrcins.v/alt_e50s10_eq20t3.v/alt_e50s10_eq2t0.v/alt_e50s10_eq2t1.v/alt_e50s10_eq33t3.v/alt_e50s10_eq3t0.v/alt_e50s10_eq3t1.v/alt_e50s10_eq9t2.v/alt_e50s10_eqc15h7ffbt2.v/alt_e50s10_eqc4h0t1.v/alt_e50s10_eqc4h5t1.v/alt_e50s10_eqc4hft1.v/alt_e50s10_eqc5h0dt1.v/alt_e50s10_eqc5h1bt1.v/alt_e50s10_eqc5h1dt1.v/alt_e50s10_eqc5h1ft1.v/alt_e50s10_eqc8h00t2.v/alt_e50s10_eqc9h0d5t2.v/alt_e50s10_eqc9h1fbt2.v/alt_e50s10_extended_stats_vector.v/alt_e50s10_fd07ins.v/alt_e50s10_flagover2t2.v/alt_e50s10_frame_1024to1518b.v/alt_e50s10_frame_128to255b.v/alt_e50s10_frame_1519tomax.v/alt_e50s10_frame_256to511b.v/alt_e50s10_frame_512to1023b.v/alt_e50s10_frame_64b.v/alt_e50s10_frame_65to127b.v/alt_e50s10_gte_with_const_16b.v/alt_e50s10_hw_reg.v/alt_e50s10_inpkt2t1.v/alt_e50s10_locklag5.v/alt_e50s10_lte.v/alt_e50s10_lte_with_const_16b.v/alt_e50s10_lut6.v/alt_e50s10_metronome32768.v/alt_e50s10_metronome512.v/alt_e50s10_mlab.sv/alt_e50s10_mlab11a3r1w1.v/alt_e50s10_mlab16a1r1w1.v/alt_e50s10_mlab2a5r1w1.v/alt_e50s10_mlab32a4r1w1.v/alt_e50s10_mlab34a2r1w1.v/alt_e50s10_mlab44a3r1w1.v/alt_e50s10_mlab64a2r1w1.v/alt_e50s10_mlab64a3r1w1.v/alt_e50s10_mlab64a4r1w1.v/alt_e50s10_mlab64a5r1w1.v/alt_e50s10_mlab6a3r1w1.v/alt_e50s10_mlab8a4r1w1.v/alt_e50s10_mlab_32word_32bit.v/alt_e50s10_mtywipe.v/alt_e50s10_mtywipe_comb.v/alt_e50s10_mux2w1t0s0.v/alt_e50s10_mux2w32t0s0.v/alt_e50s10_mux2w32t0s1.v/alt_e50s10_mux2w32t0s2.v/alt_e50s10_mux2w32t1s2.v/alt_e50s10_mux2w40t0s0.v/alt_e50s10_mux2w40t0s1.v/alt_e50s10_mux2w40t1s1.v/alt_e50s10_mux2w56t0s0.v/alt_e50s10_mux2w56t1s0.v/alt_e50s10_mux2w8t0s0.v/alt_e50s10_mux2w8t1s0.v/alt_e50s10_mux2w8t2s0.v/alt_e50s10_mux2w9t0s0.v/alt_e50s10_mux2w9t0s1.v/alt_e50s10_mux2w9t1s1.v/alt_e50s10_mux4w1t0s0.v/alt_e50s10_mux4w8t0s0.v/alt_e50s10_mux4w8t1s0.v/alt_e50s10_mux4w8t2s0.v/alt_e50s10_mux4w9t0s0.v/alt_e50s10_mux4w9t1s0.v/alt_e50s10_mux8w9t2s0.v/alt_e50s10_mx16r.v/alt_e50s10_mx4r.v/alt_e50s10_octets_ok.v/alt_e50s10_ohbin8.v/alt_e50s10_opp2t0.v/alt_e50s10_opp2t1.v/alt_e50s10_opp32t3.v/alt_e50s10_opp3t0.v/alt_e50s10_opp3t1.v/alt_e50s10_or16t2.v/alt_e50s10_or1t0.v/alt_e50s10_or1t1.v/alt_e50s10_or1t2.v/alt_e50s10_or2t0.v/alt_e50s10_or2t1.v/alt_e50s10_or2t2.v/alt_e50s10_or4t0.v/alt_e50s10_or4t1.v/alt_e50s10_pipeline_adder_16b.v/alt_e50s10_pulse128.v/alt_e50s10_pulse16.v/alt_e50s10_pulse2.v/alt_e50s10_pulse_stretcher.v/alt_e50s10_readmii2.v/alt_e50s10_ready_skid.v/alt_e50s10_reset_synchronizer.v/alt_e50s10_shr88s3h8.v/alt_e50s10_stat_ram_16x64b.v/alt_e50s10_stats_counters.v/alt_e50s10_status_sync.v/alt_e50s10_subc2h0t1.v/alt_e50s10_subc3h3t1.v/alt_e50s10_subc3h4t1.v/alt_e50s10_subc3h6t1.v/alt_e50s10_subc4hat1.v/alt_e50s10_subc5h0ft1.v/alt_e50s10_subc5h10t1.v/alt_e50s10_sv.v/alt_e50s10_sync16m.v/alt_e50s10_sync1r1.v/alt_e50s10_sync1r2.v/alt_e50s10_sync2r2.v/alt_e50s10_sync_read.v/alt_e50s10_synchronizer.v/alt_e50s10_syncnr2.v/alt_e50s10_tx_fc_arbiter_ctrl.v/alt_e50s10_tx_fc_ctrl.v/alt_e50s10_tx_fc_onoff_ctrl.v/alt_e50s10_tx_fc_pb_conv.v/alt_e50s10_tx_fc_pb_timer.sv/alt_e50s10_xor1t0.v/alt_e50s10_xor1t1.v/alt_e50s10_xor2t0.v/alt_e50s10_xor2t1.v/alt_e50s10_xor3t0.v/alt_e50s10_xor3t1.v/alt_e50s10_xor4t0.v/alt_e50s10_xor4t1.v/alt_e50s10_xor5t0.v/alt_e50s10_xor5t1.v/alt_e50s10_xor6t0.v/alt_e50s10_xor6t1.v

filetypes:
  fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filenames: ilk_24l_6g_rx_stripe_adapter.v/ilk_24l_6g_tx_stripe_adapter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_striper/24lane/mentor


filenames: altera_pcie_bfm_components.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_avmm/cadence/testbench/verilog/common


filenames: aldec/alt_vip_pip_sop_realign_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_sop_realign


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/50g/cadence/rtl/csr

filenames:
[cell repeats an earlier one in this file: 193 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_v_up_core/synopsys


filetypes: fffffffffffffffffffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_fft_ii/aldec/src/rtl/lib/r22sdf

filenames:
[cell repeats an earlier one in this file: 645 characters]


filenames: alt_vip_stream_cleaner_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_stream_cleaner_scheduler/aldec/src_hdl


filenames: run_xcelium.sh/xcelium_in_cmd.txt
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI24G_RSFEC/example_testbench/xcelium


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/hsls10/fmh/aldec

filenames:
  alt_e100s10_lut6.v/alt_e100s10_mlab.sv/alt_e100s10_mux2_t2_w264_s1.v/alt_e100s10_mx5t1.v/alt_e100s10_mx5t1w.v


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/soft_switch/sep/rtl/mentor/sw_ctrl_path

filenames:
[cell repeats an earlier one in this file: 103 characters]


filenames: xcvr_rst_ctrl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/altera_rapidio2_native_phy_ip/xcvr_rst_ctrl/xcvr_rst_ctrl_4x


filetypes: dfffffffdddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl

filenames:
[cell repeats an earlier one in this file: 308 characters]


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/nios2_ip/altera_nios2_gen2/HAL


filenames: ast/csr/efc/eth/kr/mac/pcs/stats
filetypes: dddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/100g/cadence/rtl


filenames: intel_pcie_baselimit_compare.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/soft_switch/sep/rtl/cadence/common/baseLimitCmp


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/aldec

filenames:
[cell repeats an earlier one in this file: 190 characters]


filenames: alt_ehipc2_rx_deskew.sv/alt_ehipc2_tx_deskew.sv/alt_ehipc2_word_delay_mlab.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/aldec/rtl/deskew


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/generic_qspi_controller/HAL


filenames: tb_run.sh/xcelium_wave.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/simulation/ed_sim/xcelium


filenames: 128/64
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/synopsys/logical/io_master


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/drf_xcvr/ip_avr_aib/aldec/rtl

filenames:
  avr_aib_bot.sv/avr_aib_top.sv/ctl_aib_handler.sv/ctl_tb.sv/rb1fifo.sv/rb1fifo_mem.sv/rb1fifo_mem_ALT_BLK.sv/rb1fifo_mem_ALT_DST.sv


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/alt_ntrlkn_4l_3g/mentor

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filenames: src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_bch/aldec/bch_enc


filenames: common
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/synopsys/example_project


filenames: bitec_hdmi_rx_audio.v/bitec_hdmi_rx_audio_clk_gen.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/src/hdmi_2.x/rx/mentor/audio


filenames: 12lane/20lane/24lane/4lane/8lane/ilk_100g_striper/ilk_50g_striper/top
filetypes: dddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_striper


filenames: alt_xcvr_atx_tester_hw.tcl/alt_xcvr_atx_tester_top.v/freq_validate.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/alt_xcvr_ip_lib/alt_xcvr_atx_tester


filetypes: fffffdfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_phylite/ip_s20_avl_ctrl

filenames:
  altera_phylite_s20_avl_ctrl_hw.tcl/common_gui.properties/common_messages.properties/gui.properties/main.tcl/mentor/messages.properties/rtl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_stream_cleaner_alg_core/aldec


filetypes: dfffffffffffffffffffffffffdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_a10_hip/synopsys

filenames:
[cell repeats an earlier one in this file: 722 characters]


filenames: alt_vip_vert_scaler_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core/cadence/src_hdl


filenames: altera_merlin_master_agent.sv.terp/altera_merlin_master_agent_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_merlin_master_agent


filenames: alt_e100_pma_sv_bridge_caui4.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/pma_sv_bridge_caui4


filenames: adapter/common/mac/phy/top
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_scaler_edge_detect


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/audio_ip/clocked_audio_output/mentor


filenames: Makefile.mk/Makefile_windows.mk/hmc_cfg.sv.terp/hmcc_tb.sv.terp/ncsim_wave_gen.tcl/vsim.do
filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hmcc_mtaps/s10_example_design/sim


filenames: altera_merlin_width_adapter.sv.terp/altera_merlin_width_adapter_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_merlin_width_adapter


filenames: alt_vip_common_sample_counter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_sample_counter/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/mentor


filenames: altera_emr_unloader_hw.tcl/altera_emr_unloader_wizard.lst
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_emr_unloader/altera_emr_unloader


filenames: alt_ehipc2_alias_csr.sv/alt_ehipc2_avmm_32to8.sv/alt_ehipc2_csr.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/rtl/csr


filenames: altera_eth_avst2gmii_converter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_avst2gmii_converter/mentor


filenames: auk_dspip_ctc_umts_input.vhd/auk_dspip_ctc_umts_input_ram.vhd/auk_dspip_ctc_umts_itlvr_ram.vhd
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/UMTS/aldec/src/rtl/input


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/src/hdmi_2.x/rx/frl

filenames:
[cell repeats an earlier one in this file: 556 characters]


filenames: s5mlab.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/hsl18/fmh/aldec


filenames: timing.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_lvds/altera_lvds_common


filenames: quartus/rtl/script/software
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/hw_demo/arria_10


filenames: altpcie_tbed_sv_hwtcl.v/verilog
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_hip_ast_tbed/mentor


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e50s10/example_project/templates

filenames:
  basic_avl_tb_top.sv.terp/basic_avl_tb_top_msim.sv.terp/basic_avl_tb_top_nc.sv.terp/basic_testbench.sv.terp/compilation_design_qsf_template.tcl.terp/compilation_design_template.sdc.terp/compilation_design_template.v.terp/compilation_srf_template.txt.terp/hardware_design_qsf_template.tcl.terp/hardware_design_template.sdc.terp/hardware_design_template.v.terp/run_ncsim.sh/run_vcs.sh/run_vcsmx.sh/run_vsim.do/run_xcelium.sh


filenames: Audio_and_Video_Config.pdf
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/doc


filenames: alt_a10mlab.v/alt_wys_lut.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/hsl23a10/s10/synopsys


filenames: alt_vip_fir_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_fir_scheduler/synopsys/src_hdl


filenames: terp
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_cdr_pll_s10/source


filenames: ast/efc/eth/lib/mac/pcs/pfc/ptp
filetypes: dddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g/aldec/rtl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/mentor/example_design/verilog/chaining_dma

filenames:
[cell repeats an earlier one in this file: 128 characters]


filenames: alt_vip_common_mult_add_nodsp.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_mult_add_nodsp/src_hdl


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g/mentor/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 375 characters]


filenames: alt_vip_bps_converter.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_bps_converter/aldec/src_hdl


filenames: kr4.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/example_project/hwtest/altera/kr4


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_RSFEC/software/dynamic_reconfiguration_sim

filenames:
[cell repeats an earlier one in this file: 110 characters]


filenames: altera_eth_preamble_custom.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_preamble_custom/aldec


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_sdi_alg_core/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_width_adapt/cadence


filenames: eth_ultra_mac_inc.tcl/eth_ultra_phy_inc.tcl/eth_ultra_stats_inc.tcl/main.tcl
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/example_project/hwtest/altera/alt_aeu_40


filenames: api.tcl/intel_falconmesa_interface_generator_hw.tcl/intel_interface_generator.sv.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_hps/fm/interface_generator


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e50s10/50g/rtl/csr

filenames:
[cell repeats an earlier one in this file: 236 characters]


filenames: sc_fifo_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/rtl/fifo_scfifo


filenames: altera_up_altpll_hw.tcl/hdl
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/university_program/clocks/altera_up_altpll


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/cadence/example_project/common

filenames:
[cell repeats an earlier one in this file: 1580 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/rtl/pll_fpll

filenames:
[cell repeats an earlier one in this file: 167 characters]


filetypes: ddffffffddffdfffdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/dr_f

filenames:
  aldec/cadence/dr_f_common.tcl/dr_f_fileset.tcl/dr_f_hw.tcl/dr_f_interfaces.tcl/dr_f_module.tcl/dr_f_parameters.tcl/example_project/mentor/pkgIndex.tcl/qsf_tools.tcl/rtl/rtl_tools.tcl/sdc_tools.tcl/sim_script_tools.tcl/synopsys/tools.tcl


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/alt_ntrlkn_8l_3g/aldec

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_jesd204/src/rx/s10_16g/aldec

filenames:
[cell repeats an earlier one in this file: 597 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/hsls10/fmh/mentor

filenames:
[cell repeats an earlier one in this file: 109 characters]


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/synopsys/transport

filenames:
[cell repeats an earlier one in this file: 448 characters]


filenames: altgxb_reconfig.v/c4gx_gen1x4_qsys_top.v/gpll.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_avmm/synopsys/example_designs/c4gx_gen1x4


filenames: common/rx/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/src/synopsys/bitec_dp


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/phy/synopsys/pcs/tx

filenames:
[cell repeats an earlier one in this file: 252 characters]


filenames: altera_phylite_s20_avl_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_phylite/ip_s20_avl_ctrl/mentor/rtl


filenames: mcgb.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_pll/mcgb_package_vi/tcl


filenames: altpcietb_bfm_driver.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_avmm/synopsys/testbench/verilog/qsys


filenames: altpcie_s10_tbed_bfm_hwtcl.v/altpcie_s10_tbed_hwtcl.v/verilog
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_tbed/cadence


filenames: alt_e40_gray_to_bin.v/alt_e40_mlab_dcfifo.v/alt_e40_mlab_fifo_cells.v/alt_e40_random_delay.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/phy/mentor/pcs/common


filenames: altera_eth_tse_pcs_2xtbi.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_2xtbi/mentor


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_polar_5g/src/cadence


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl/pll_atxpll

filenames:
[cell repeats an earlier one in this file: 206 characters]


filenames: altera_avalon_jtag_uart_lwhal.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/LWHAL/inc


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/src/hdmi_2.0/common/cadence

filenames:
[cell repeats an earlier one in this file: 259 characters]


filenames: dec/enc
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_highspeed_rs/src/reference_designs/25_100g_ethernet


filetypes: ffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/cadence/rtl/ldpcDec

filenames:
[cell repeats an earlier one in this file: 100 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_cfgbp_ed/verilog

filenames:
[cell repeats an earlier one in this file: 179 characters]


filenames: aldec/alt_vip_dil_algorithm_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/aldec/rtl/efc/tx

filenames:
[cell repeats an earlier one in this file: 256 characters]


filenames: altera_eth_pfc_generator.v/altera_eth_pfc_generator_qfsm.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pfc_generator/mentor


filenames: alt_e40_pma.v.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40c3/40g/rtl/pma


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/cadence/s10

filenames:
[cell repeats an earlier one in this file: 195 characters]


filenames: j204c_ed_RX_TX_synth.sv.terp/j204c_ss_synth.tcl.terp
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_jesd204c/ed/synthesis


filetypes: dfddfdfdffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/hwtesting/system_console

filenames:
[cell repeats an earlier one in this file: 151 characters]


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_avalon_sysid/HAL


filetypes: dffffffffffffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_50g_mac

filenames:
[cell repeats an earlier one in this file: 469 characters]


filenames: alt_vip_cl_interlacer_hw.tcl/alt_vip_cl_interlacer_sw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_interlacer


filenames: xcvr_cdr_pll_fmh_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_pll/xcvr_cdr_pll_fmh/tcl


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/UMTS/aldec/src/rtl/map

filenames:
[cell repeats an earlier one in this file: 334 characters]


filenames: altera_merlin_apb_translator.sv.terp/altera_merlin_apb_translator_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_merlin_apb_translator


filenames: alt_vip_dil_sobel_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_sobel_scheduler/cadence/src_hdl


filetypes: fdffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/src/hdmi_2.0/rx/aldec

filenames:
[cell repeats an earlier one in this file: 310 characters]


filenames: optics_control.v/two_wire_control.v/two_wire_control_tb.sv/two_wire_iopad.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/rtl/two_wire_serial_controller


filenames: aldec/altera_eth_tse_pcs.sdc/altera_eth_tse_pcs.v/altera_eth_tse_pcs_hw.tcl/cadence/mentor/synopsys
filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_const_alg_core/cadence


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_phylite/ip_top/ex_design/phylite_niosii_bridge

filenames:
[cell repeats an earlier one in this file: 164 characters]


filenames: csr_scripts/design_example_components/source
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/altera_eth_10g_design_example


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/example_testbench/common_files

filenames:
[cell repeats an earlier one in this file: 135 characters]


filetypes: dfffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_merlin_burst_adapter

filenames:
[cell repeats an earlier one in this file: 131 characters]


filenames: alt_ehipc2_serial_pcomp.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/aldec/rtl/kr


filenames: avalon_st_loopback_inc.tcl/avalon_st_loopback_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/hwtesting/system_console/traffic_controller/avalonstloopback


filenames: README_axi4stream/ex1_back_to_back_sv/ex1_back_to_back_vhd
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/mentor_vip_ae/axi4stream/examples


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/alt_interlaken_sdc_files

filenames:
[cell repeats an earlier one in this file: 172 characters]


filenames: altera_eth_tse_pcs_2xtbi.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_2xtbi/cadence


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl

filenames:
[cell repeats an earlier one in this file: 105 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_seq_par_convert/synopsys


filenames: j204c_tx_regmap.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_jesd204c/src/tx/rdf/csrgen_output


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/hbm/ip_abstract_uib/cadence


filetypes: dfffffffffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_regroup

filenames:
[cell repeats an earlier one in this file: 278 characters]


filenames: mentor_vip_ae_rh.pdf/mentor_vip_ae_rn.pdf
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/mentor_vip_ae/release_documents


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/mentor/altera_pcie_s10_avst_sch

filenames:
[cell repeats an earlier one in this file: 696 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/drf_xcvr/ip_atile/cadence/rtl

filenames:
  kzb_avr_atom_bot.sv/kzb_avr_atom_hlr_y0.sv/kzb_avr_atom_hlr_y288.sv/kzb_avr_atom_rcal04.sv/kzb_avr_atom_rcal20.sv/kzb_avr_atom_top.sv


filenames: xcvr_rst_ctrl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/mentor/altera_rapidio2_native_phy_ip/xcvr_rst_ctrl/xcvr_rst_ctrl_1x


filenames: altera_rs_ser_enc.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/rs_ii/src/enc/altera_rs_ser_enc/aldec


filenames: altera_eth_preamble_inserter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_preamble_inserter/mentor


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/50g/aldec/rtl/mac

filenames:
[cell repeats an earlier one in this file: 208 characters]


filenames: tl_large/tl_small
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/logical/io_slave


filenames: alt_e40_lut6.v/alt_e40_mlab.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40c3/hslx/fm/cadence


filenames: intel_hdmi_clock_sync.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/src/phy_intf/common/mentor


filetypes: fffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g_ptp/cadence

filenames:
[cell repeats an earlier one in this file: 485 characters]


filenames: alt_vip_clipper_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/aldec/src_hdl


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib

filenames:
[cell repeats an earlier one in this file: 279 characters]


filenames: tb_run.sh/tb_top.ucli.txt/vcs_wave.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/simulation/ed_sim/synopsys/vcs


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/cadence


filenames: alt_vip_line_stats.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_stats/aldec/src_hdl


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/hsl23a10/common/mentor

filenames:
  alt_aclr_filter.v/alt_bus_mx_16to1.v/alt_bus_mx_20to1.v/alt_bus_mx_2to1.v/alt_dcfifo_mlab.v/alt_eq_10_const.v/alt_eq_5_ena.v/alt_gray_cntr_4_sl.v/alt_gray_to_bin_4.v/alt_mx16r.v/alt_mx20r1.v/alt_mx4r.v/alt_mx5r1.v/alt_neq_5_ena.v/alt_scfifo_a10m20k.v/alt_scfifo_mlab.v/alt_sync_regs_aclr_m2.v


filenames: altera_xcvr_cal_a10.sv/altera_xcvr_cal_a10_wizard.lst/mentor/pkgIndex.tcl/tcl
filetypes: ffdfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_cal/altera_xcvr_cal_a10


filenames: altera_merlin_sc_fifo_limiter_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_merlin_multithread_traffic_limiter/sc_fifo_limiter


filenames: aldec/alt_vip_dil_low_angle_algorithm_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_low_angle_algorithm


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e25s10/25g/mentor


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_vid/vid_ctl/synopsys

filenames:
[cell repeats an earlier one in this file: 158 characters]


filenames: altera_external_memory_bfm.sv/altera_external_memory_bfm_vhdl_wrapper.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/verification/altera_external_memory_bfm/aldec


filetypes: ffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/verification/altera_avalon_interrupt_sink

filenames:
[cell repeats an earlier one in this file: 163 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/aldec


filenames: cm_rule_basic_enhanced_pcs.tcl/cm_rule_basic_enhanced_pcs_tb.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_common_design_example_rules/cm_rule_basic_enhanced_pcs


filenames: ilk_8l_6g_rx_stripe_adapter.v/ilk_8l_6g_tx_stripe_adapter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_striper/8lane/cadence


filenames: altera_instrumentation_mirror_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sld/core/altera_instrumentation_mirror


filenames: altera_rapidio_reg_mnt.v/altera_rapidio_reg_mnt_drbell.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/mentor/reg_mnt/tl_large


filenames: drf_xcvr_user_block_top.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/drf_xcvr/ip_user_block/mentor/rtl


filenames: tl_large/tl_small
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/aldec/reg_mnt


filenames: gxb_rx.tcl.terp/gxb_rx_reset.tcl.terp/rx_phy_top.v.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/de_gen/arria_10/rtl/rx_phy


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/quartus/common/devinfo/14nm/nd0
filenames:
  bcm2bits_db/db_nd0_e_gt_eccnfbga1152c_parasitic.db/db_nd0_e_gtfbga1152c_parasitic.db/db_nd0_h_gx_eccnfbga1152_parasitic.db/db_nd0_h_gxfbga1152_parasitic.db/db_nd0_h_sxfbga1152_parasitic.db/db_nd0fbga1152c_parasitic.db/ddb_dspf_re_reduced_graph.ddb/ddb_nd0-1_reva_900mv_0c.dmf.ddb/ddb_nd0-1_reva_900mv_100c.dmf.ddb/ddb_nd0-1_reva_900mv_110c.dmf.ddb/ddb_nd0-1_reva_900mv_125c.dmf.ddb/ddb_nd0-1_reva_900mv_n40c.dmf.ddb/ddb_nd0-1_reva_vid1_0c.dmf.ddb/ddb_nd0-1_reva_vid1_100c.dmf.ddb/ddb_nd0-1_reva_vid1_110c.dmf.ddb/ddb_nd0-1_reva_vid1_125c.dmf.ddb/ddb_nd0-1_reva_vid1_n40c.dmf.ddb/ddb_nd0-1_revb_900mv_0c.dmf.ddb/ddb_nd0-1_revb_900mv_100c.dmf.ddb/ddb_nd0-1_revb_900mv_110c.dmf.ddb/ddb_nd0-1_revb_900mv_125c.dmf.ddb/ddb_nd0-1_revb_900mv_n40c.dmf.ddb/ddb_nd0-1_revb_vid1_0c.dmf.ddb/ddb_nd0-1_revb_vid1_100c.dmf.ddb/ddb_nd0-1_revb_vid1_110c.dmf.ddb/ddb_nd0-1_revb_vid1_125c.dmf.ddb/ddb_nd0-1_revb_vid1_n40c.dmf.ddb/ddb_nd0-1_reves_900mv_0c.dmf.ddb/ddb_nd0-1_reves_900mv_100c.dmf.ddb/ddb_nd0-1_reves_900mv_110c.dmf.ddb/ddb_nd0-1_reves_900mv_125c.dmf.ddb/ddb_nd0-1_reves_900mv_n40c.dmf.ddb/ddb_nd0-1_reves_vid1_0c.dmf.ddb/ddb_nd0-1_reves_vid1_100c.dmf.ddb/ddb_nd0-1_reves_vid1_110c.dmf.ddb/ddb_nd0-1_reves_vid1_125c.dmf.ddb/ddb_nd0-1_reves_vid1_n40c.dmf.ddb/ddb_nd0-1_revesa_900mv_0c.dmf.ddb/ddb_nd0-1_revesa_900mv_100c.dmf.ddb/ddb_nd0-1_revesa_900mv_110c.dmf.ddb/ddb_nd0-1_revesa_900mv_125c.dmf.ddb/ddb_nd0-1_revesa_900mv_n40c.dmf.ddb/ddb_nd0-1_revesa_vid1_0c.dmf.ddb/ddb_nd0-1_revesa_vid1_100c.dmf.ddb/ddb_nd0-1_revesa_vid1_110c.dmf.ddb/ddb_nd0-1_revesa_vid1_125c.dmf.ddb/ddb_nd0-1_revesa_vid1_n40c.dmf.ddb/ddb_nd0-1_revprod_900mv_0c.dmf.ddb/ddb_nd0-1_revprod_900mv_0c_fdi.ddb/ddb_nd0-1_revprod_900mv_100c.dmf.ddb/ddb_nd0-1_revprod_900mv_100c_dem.ddb/ddb_nd0-1_revprod_900mv_100c_fdi.ddb/ddb_nd0-1_revprod_900mv_110c.dmf.ddb/ddb_nd0-1_revprod_900mv_125c.dmf.ddb/ddb_nd0-1_revprod_900mv_n40c.dmf.ddb/ddb_nd0-1_revprod_900mv_n40c_fdi.ddb/ddb_nd0-1_revprod_vid1_0c.dmf.ddb/ddb_nd0-1_revprod_vid1_0c_fdi.ddb/ddb_nd0-1_revprod_vid1_100c.dmf.ddb/ddb_nd0-1_revprod_vid1_100c_fdi.ddb/ddb_nd0-1_revprod_vid1_110c.dmf.ddb/ddb_nd0-1_revprod_vid1_125c.dmf.ddb/ddb_nd0-1_revprod_vid1_n40c.dmf.ddb/ddb_nd0-1_revprod_vid1_n40c_fdi.ddb/ddb_nd0-2_reva_850mv_0c.dmf.ddb/ddb_nd0-2_reva_850mv_100c.dmf.ddb/ddb_nd0-2_reva_850mv_110c.dmf.ddb/ddb_nd0-2_reva_850mv_125c.dmf.ddb/ddb_nd0-2_reva_850mv_n40c.dmf.ddb/ddb_nd0-2_reva_900mv_0c.dmf.ddb/ddb_nd0-2_reva_900mv_0c_fdi.ddb/ddb_nd0-2_reva_900mv_100c.dmf.ddb/ddb_nd0-2_reva_900mv_100c_dem.ddb/ddb_nd0-2_reva_900mv_100c_fdi.ddb/ddb_nd0-2_reva_900mv_110c.dmf.ddb/ddb_nd0-2_reva_900mv_125c.dmf.ddb/ddb_nd0-2_reva_900mv_n40c.dmf.ddb/ddb_nd0-2_reva_900mv_n40c_fdi.ddb/ddb_nd0-2_reva_vid2_0c.dmf.ddb/ddb_nd0-2_reva_vid2_100c.dmf.ddb/ddb_nd0-2_reva_vid2_110c.dmf.ddb/ddb_nd0-2_reva_vid2_125c.dmf.ddb/ddb_nd0-2_reva_vid2_n40c.dmf.ddb/ddb_nd0-2_revb_850mv_0c.dmf.ddb/ddb_nd0-2_revb_850mv_100c.dmf.ddb/ddb_nd0-2_revb_850mv_110c.dmf.ddb/ddb_nd0-2_revb_850mv_125c.dmf.ddb/ddb_nd0-2_revb_850mv_n40c.dmf.ddb/ddb_nd0-2_revb_900mv_0c.dmf.ddb/ddb_nd0-2_revb_900mv_100c.dmf.ddb/ddb_nd0-2_revb_900mv_110c.dmf.ddb/ddb_nd0-2_revb_900mv_125c.dmf.ddb/ddb_nd0-2_revb_900mv_n40c.dmf.ddb/ddb_nd0-2_revb_vid2_0c.dmf.ddb/ddb_nd0-2_revb_vid2_100c.dmf.ddb/ddb_nd0-2_revb_vid2_110c.dmf.ddb/ddb_nd0-2_revb_vid2_125c.dmf.ddb/ddb_nd0-2_revb_vid2_n40c.dmf.ddb/ddb_nd0-2_reves_850mv_0c.dmf.ddb/ddb_nd0-2_reves_850mv_100c.dmf.ddb/ddb_nd0-2_reves_850mv_110c.dmf.ddb/ddb_nd0-2_reves_850mv_125c.dmf.ddb/ddb_nd0-2_reves_850mv_n40c.dmf.ddb/ddb_nd0-2_reves_900mv_0c.dmf.ddb/ddb_nd0-2_reves_900mv_100c.dmf.ddb/ddb_nd0-2_reves_900mv_110c.dmf.ddb/ddb_nd0-2_reves_900mv_125c.dmf.ddb/ddb_nd0-2_reves_900mv_n40c.dmf.ddb/ddb_nd0-2_reves_vid2_0c.dmf.ddb/ddb_nd0-2_reves_vid2_100c.dmf.ddb/ddb_nd0-2_reves_vid2_110c.dmf.ddb/ddb_nd0-2_reves_vid2_125c.dmf.ddb/ddb_nd0-2_reves_vid2_n40c.dmf.ddb/ddb_nd0-2_revesa_850mv_0c.dmf.ddb/ddb_nd0-2_revesa_850mv_100c.dmf.ddb/ddb_nd0-2_revesa_850mv_110c.dmf.ddb/ddb_nd0-2_revesa_850mv_125c.dmf.ddb/ddb_nd0-2_revesa_850mv_n40c.dmf.ddb/ddb_nd0-2_revesa_900mv_0c.dmf.ddb/ddb_nd0-2_revesa_900mv_100c.dmf.ddb/ddb_nd0-2_revesa_900mv_110c.dmf.ddb/ddb_nd0-2_revesa_900mv_125c.dmf.ddb/ddb_nd0-2_revesa_900mv_n40c.dmf.ddb/ddb_nd0-2_revesa_vid2_0c.dmf.ddb/ddb_nd0-2_revesa_vid2_100c.dmf.ddb/ddb_nd0-2_revesa_vid2_110c.dmf.ddb/ddb_nd0-2_revesa_vid2_125c.dmf.ddb/ddb_nd0-2_revesa_vid2_n40c.dmf.ddb/ddb_nd0-2_revprod_850mv_0c.dmf.ddb/ddb_nd0-2_revprod_850mv_0c_fdi.ddb/ddb_nd0-2_revprod_850mv_100c.dmf.ddb/ddb_nd0-2_revprod_850mv_100c_dem.ddb/ddb_nd0-2_revprod_850mv_100c_fdi.ddb/ddb_nd0-2_revprod_850mv_110c.dmf.ddb/ddb_nd0-2_revprod_850mv_125c.dmf.ddb/ddb_nd0-2_revprod_850mv_n40c.dmf.ddb/ddb_nd0-2_revprod_850mv_n40c_fdi.ddb/ddb_nd0-2_revprod_900mv_0c.dmf.ddb/ddb_nd0-2_revprod_900mv_0c_fdi.ddb/ddb_nd0-2_revprod_900mv_100c.dmf.ddb/ddb_nd0-2_revprod_900mv_100c_dem.ddb/ddb_nd0-2_revprod_900mv_100c_fdi.ddb/ddb_nd0-2_revprod_900mv_110c.dmf.ddb/ddb_nd0-2_revprod_900mv_125c.dmf.ddb/ddb_nd0-2_revprod_900mv_n40c.dmf.ddb/ddb_nd0-2_revprod_900mv_n40c_fdi.ddb/ddb_nd0-2_revprod_vid2_0c.dmf.ddb/ddb_nd0-2_revprod_vid2_0c_fdi.ddb/ddb_nd0-2_revprod_vid2_100c.dmf.ddb/ddb_nd0-2_revprod_vid2_100c_fdi.ddb/ddb_nd0-2_revprod_vid2_110c.dmf.ddb/ddb_nd0-2_revprod_vid2_125c.dmf.ddb/ddb_nd0-2_revprod_vid2_n40c.dmf.ddb/ddb_nd0-2_revprod_vid2_n40c_fdi.ddb/ddb_nd0-3_reva_850mv_0c.dmf.ddb/ddb_nd0-3_reva_850mv_100c.dmf.ddb/ddb_nd0-3_reva_850mv_110c.dmf.ddb/ddb_nd0-3_reva_850mv_125c.dmf.ddb/ddb_nd0-3_reva_850mv_n40c.dmf.ddb/ddb_nd0-3_reva_900mv_0c.dmf.ddb/ddb_nd0-3_reva_900mv_100c.dmf.ddb/ddb_nd0-3_reva_900mv_110c.dmf.ddb/ddb_nd0-3_reva_900mv_125c.dmf.ddb/ddb_nd0-3_reva_900mv_n40c.dmf.ddb/ddb_nd0-3_reva_vid3a_0c.dmf.ddb/ddb_nd0-3_reva_vid3a_100c.dmf.ddb/ddb_nd0-3_reva_vid3a_110c.dmf.ddb/ddb_nd0-3_reva_vid3a_125c.dmf.ddb/ddb_nd0-3_reva_vid3a_n40c.dmf.ddb/ddb_nd0-3_revb_850mv_0c.dmf.ddb/ddb_nd0-3_revb_850mv_100c.dmf.ddb/ddb_nd0-3_revb_850mv_110c.dmf.ddb/ddb_nd0-3_revb_850mv_125c.dmf.ddb/ddb_nd0-3_revb_850mv_n40c.dmf.ddb/ddb_nd0-3_revb_900mv_0c.dmf.ddb/ddb_nd0-3_revb_900mv_100c.dmf.ddb/ddb_nd0-3_revb_900mv_110c.dmf.ddb/ddb_nd0-3_revb_900mv_125c.dmf.ddb/ddb_nd0-3_revb_900mv_n40c.dmf.ddb/ddb_nd0-3_revb_vid3a_0c.dmf.ddb/ddb_nd0-3_revb_vid3a_100c.dmf.ddb/ddb_nd0-3_revb_vid3a_110c.dmf.ddb/ddb_nd0-3_revb_vid3a_125c.dmf.ddb/ddb_nd0-3_revb_vid3a_n40c.dmf.ddb/ddb_nd0-3_reves_850mv_0c.dmf.ddb/ddb_nd0-3_reves_850mv_100c.dmf.ddb/ddb_nd0-3_reves_850mv_110c.dmf.ddb/ddb_nd0-3_reves_850mv_125c.dmf.ddb/ddb_nd0-3_reves_850mv_n40c.dmf.ddb/ddb_nd0-3_reves_900mv_0c.dmf.ddb/ddb_nd0-3_reves_900mv_100c.dmf.ddb/ddb_nd0-3_reves_900mv_110c.dmf.ddb/ddb_nd0-3_reves_900mv_125c.dmf.ddb/ddb_nd0-3_reves_900mv_n40c.dmf.ddb/ddb_nd0-3_reves_vid3a_0c.dmf.ddb/ddb_nd0-3_reves_vid3a_100c.dmf.ddb/ddb_nd0-3_reves_vid3a_110c.dmf.ddb/ddb_nd0-3_reves_vid3a_125c.dmf.ddb/ddb_nd0-3_reves_vid3a_n40c.dmf.ddb/ddb_nd0-3_revesa_850mv_0c.dmf.ddb/ddb_nd0-3_revesa_850mv_100c.dmf.ddb/ddb_nd0-3_revesa_850mv_110c.dmf.ddb/ddb_nd0-3_revesa_850mv_125c.dmf.ddb/ddb_nd0-3_revesa_850mv_n40c.dmf.ddb/ddb_nd0-3_revesa_900mv_0c.dmf.ddb/ddb_nd0-3_revesa_900mv_100c.dmf.ddb/ddb_nd0-3_revesa_900mv_110c.dmf.ddb/ddb_nd0-3_revesa_900mv_125c.dmf.ddb/ddb_nd0-3_revesa_900mv_n40c.dmf.ddb/ddb_nd0-3_revesa_vid3a_0c.dmf.ddb/ddb_nd0-3_revesa_vid3a_100c.dmf.ddb/ddb_nd0-3_revesa_vid3a_110c.dmf.ddb/ddb_nd0-3_revesa_vid3a_125c.dmf.ddb/ddb_nd0-3_revesa_vid3a_n40c.dmf.ddb/ddb_nd0-3_revprod_850mv_0c.dmf.ddb/ddb_nd0-3_revprod_850mv_0c_fdi.ddb/ddb_nd0-3_revprod_850mv_100c.dmf.ddb/ddb_nd0-3_revprod_850mv_100c_dem.ddb/ddb_nd0-3_revprod_850mv_100c_fdi.ddb/ddb_nd0-3_revprod_850mv_110c.dmf.ddb/ddb_nd0-3_revprod_850mv_125c.dmf.ddb/ddb_nd0-3_revprod_850mv_n40c.dmf.ddb/ddb_nd0-3_revprod_850mv_n40c_fdi.ddb/ddb_nd0-3_revprod_900mv_0c.dmf.ddb/ddb_nd0-3_revprod_900mv_0c_fdi.ddb/ddb_nd0-3_revprod_900mv_100c.dmf.ddb/ddb_nd0-3_revprod_900mv_100c_dem.ddb/ddb_nd0-3_revprod_900mv_100c_fdi.ddb/ddb_nd0-3_revprod_900mv_110c.dmf.ddb/ddb_nd0-3_revprod_900mv_125c.dmf.ddb/ddb_nd0-3_revprod_900mv_n40c.dmf.ddb/ddb_nd0-3_revprod_900mv_n40c_fdi.ddb/ddb_nd0-3_revprod_vid3a_0c.dmf.ddb/ddb_nd0-3_revprod_vid3a_0c_fdi.ddb/ddb_nd0-3_revprod_vid3a_100c.dmf.ddb/ddb_nd0-3_revprod_vid3a_100c_fdi.ddb/ddb_nd0-3_revprod_vid3a_110c.dmf.ddb/ddb_nd0-3_revprod_vid3a_125c.dmf.ddb/ddb_nd0-3_revprod_vid3a_n40c.dmf.ddb/ddb_nd0-3_revprod_vid3a_n40c_fdi.ddb/ddb_nd0-ff_reva_800mv_0c.dmf.ddb/ddb_nd0-ff_reva_800mv_100c.dmf.ddb/ddb_nd0-ff_reva_800mv_110c.dmf.ddb/ddb_nd0-ff_reva_800mv_125c.dmf.ddb/ddb_nd0-ff_reva_800mv_n40c.dmf.ddb/ddb_nd0-ff_reva_850mv_0c.dmf.ddb/ddb_nd0-ff_reva_850mv_100c.dmf.ddb/ddb_nd0-ff_reva_850mv_110c.dmf.ddb/ddb_nd0-ff_reva_850mv_125c.dmf.ddb/ddb_nd0-ff_reva_850mv_n40c.dmf.ddb/ddb_nd0-ff_reva_900mv_0c.dmf.ddb/ddb_nd0-ff_reva_900mv_100c.dmf.ddb/ddb_nd0-ff_reva_900mv_110c.dmf.ddb/ddb_nd0-ff_reva_900mv_125c.dmf.ddb/ddb_nd0-ff_reva_900mv_n40c.dmf.ddb/ddb_nd0-ff_reva_vid1_0c.dmf.ddb/ddb_nd0-ff_reva_vid1_100c.dmf.ddb/ddb_nd0-ff_reva_vid1_110c.dmf.ddb/ddb_nd0-ff_reva_vid1_125c.dmf.ddb/ddb_nd0-ff_reva_vid1_n40c.dmf.ddb/ddb_nd0-ff_revb_800mv_0c.dmf.ddb/ddb_nd0-ff_revb_800mv_100c.dmf.ddb/ddb_nd0-ff_revb_800mv_110c.dmf.ddb/ddb_nd0-ff_revb_800mv_125c.dmf.ddb/ddb_nd0-ff_revb_800mv_n40c.dmf.ddb/ddb_nd0-ff_revb_850mv_0c.dmf.ddb/ddb_nd0-ff_revb_850mv_100c.dmf.ddb/ddb_nd0-ff_revb_850mv_110c.dmf.ddb/ddb_nd0-ff_revb_850mv_125c.dmf.ddb/ddb_nd0-ff_revb_850mv_n40c.dmf.ddb/ddb_nd0-ff_revb_900mv_0c.dmf.ddb/ddb_nd0-ff_revb_900mv_100c.dmf.ddb/ddb_nd0-ff_revb_900mv_110c.dmf.ddb/ddb_nd0-ff_revb_900mv_125c.dmf.ddb/ddb_nd0-ff_revb_900mv_n40c.dmf.ddb/ddb_nd0-ff_revb_vid1_0c.dmf.ddb/ddb_nd0-ff_revb_vid1_100c.dmf.ddb/ddb_nd0-ff_revb_vid1_110c.dmf.ddb/ddb_nd0-ff_revb_vid1_125c.dmf.ddb/ddb_nd0-ff_revb_vid1_n40c.dmf.ddb/ddb_nd0-ff_reves_800mv_0c.dmf.ddb/ddb_nd0-ff_reves_800mv_100c.dmf.ddb/ddb_nd0-ff_reves_800mv_110c.dmf.ddb/ddb_nd0-ff_reves_800mv_125c.dmf.ddb/ddb_nd0-ff_reves_800mv_n40c.dmf.ddb/ddb_nd0-ff_reves_850mv_0c.dmf.ddb/ddb_nd0-ff_reves_850mv_100c.dmf.ddb/ddb_nd0-ff_reves_850mv_110c.dmf.ddb/ddb_nd0-ff_reves_850mv_125c.dmf.ddb/ddb_nd0-ff_reves_850mv_n40c.dmf.ddb/ddb_nd0-ff_reves_900mv_0c.dmf.ddb/ddb_nd0-ff_reves_900mv_100c.dmf.ddb/ddb_nd0-ff_reves_900mv_110c.dmf.ddb/ddb_nd0-ff_reves_900mv_125c.dmf.ddb/ddb_nd0-ff_reves_900mv_n40c.dmf.ddb/ddb_nd0-ff_reves_vid1_0c.dmf.ddb/ddb_nd0-ff_reves_vid1_100c.dmf.ddb/ddb_nd0-ff_reves_vid1_110c.dmf.ddb/ddb_nd0-ff_reves_vid1_125c.dmf.ddb/ddb_nd0-ff_reves_vid1_n40c.dmf.ddb/ddb_nd0-ff_revesa_800mv_0c.dmf.ddb/ddb_nd0-ff_revesa_800mv_100c.dmf.ddb/ddb_nd0-ff_revesa_800mv_110c.dmf.ddb/ddb_nd0-ff_revesa_800mv_125c.dmf.ddb/ddb_nd0-ff_revesa_800mv_n40c.dmf.ddb/ddb_nd0-ff_revesa_850mv_0c.dmf.ddb/ddb_nd0-ff_revesa_850mv_100c.dmf.ddb/ddb_nd0-ff_revesa_850mv_110c.dmf.ddb/ddb_nd0-ff_revesa_850mv_125c.dmf.ddb/ddb_nd0-ff_revesa_850mv_n40c.dmf.ddb/ddb_nd0-ff_revesa_900mv_0c.dmf.ddb/ddb_nd0-ff_revesa_900mv_100c.dmf.ddb/ddb_nd0-ff_revesa_900mv_110c.dmf.ddb/ddb_nd0-ff_revesa_900mv_125c.dmf.ddb/ddb_nd0-ff_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ff_revesa_vid1_0c.dmf.ddb/ddb_nd0-ff_revesa_vid1_100c.dmf.ddb/ddb_nd0-ff_revesa_vid1_110c.dmf.ddb/ddb_nd0-ff_revesa_vid1_125c.dmf.ddb/ddb_nd0-ff_revesa_vid1_n40c.dmf.ddb/ddb_nd0-ff_revprod_800mv_0c.dmf.ddb/ddb_nd0-ff_revprod_800mv_100c.dmf.ddb/ddb_nd0-ff_revprod_800mv_110c.dmf.ddb/ddb_nd0-ff_revprod_800mv_125c.dmf.ddb/ddb_nd0-ff_revprod_800mv_n40c.dmf.ddb/ddb_nd0-ff_revprod_850mv_0c.dmf.ddb/ddb_nd0-ff_revprod_850mv_100c.dmf.ddb/ddb_nd0-ff_revprod_850mv_110c.dmf.ddb/ddb_nd0-ff_revprod_850mv_125c.dmf.ddb/ddb_nd0-ff_revprod_850mv_n40c.dmf.ddb/ddb_nd0-ff_revprod_900mv_0c.dmf.ddb/ddb_nd0-ff_revprod_900mv_100c.dmf.ddb/ddb_nd0-ff_revprod_900mv_110c.dmf.ddb/ddb_nd0-ff_revprod_900mv_125c.dmf.ddb/ddb_nd0-ff_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ff_revprod_vid1_0c.dmf.ddb/ddb_nd0-ff_revprod_vid1_100c.dmf.ddb/ddb_nd0-ff_revprod_vid1_110c.dmf.ddb/ddb_nd0-ff_revprod_vid1_125c.dmf.ddb/ddb_nd0-ff_revprod_vid1_n40c.dmf.ddb/ddb_nd0-ffbin_reva_800mv_0c.dmf.ddb/ddb_nd0-ffbin_reva_800mv_100c.dmf.ddb/ddb_nd0-ffbin_reva_800mv_110c.dmf.ddb/ddb_nd0-ffbin_reva_800mv_125c.dmf.ddb/ddb_nd0-ffbin_reva_800mv_n40c.dmf.ddb/ddb_nd0-ffbin_reva_850mv_0c.dmf.ddb/ddb_nd0-ffbin_reva_850mv_100c.dmf.ddb/ddb_nd0-ffbin_reva_850mv_110c.dmf.ddb/ddb_nd0-ffbin_reva_850mv_125c.dmf.ddb/ddb_nd0-ffbin_reva_850mv_n40c.dmf.ddb/ddb_nd0-ffbin_reva_900mv_0c.dmf.ddb/ddb_nd0-ffbin_reva_900mv_100c.dmf.ddb/ddb_nd0-ffbin_reva_900mv_110c.dmf.ddb/ddb_nd0-ffbin_reva_900mv_125c.dmf.ddb/ddb_nd0-ffbin_reva_900mv_n40c.dmf.ddb/ddb_nd0-ffbin_reva_vid1_0c.dmf.ddb/ddb_nd0-ffbin_reva_vid1_100c.dmf.ddb/ddb_nd0-ffbin_reva_vid1_110c.dmf.ddb/ddb_nd0-ffbin_reva_vid1_125c.dmf.ddb/ddb_nd0-ffbin_reva_vid1_n40c.dmf.ddb/ddb_nd0-ffbin_revb_800mv_0c.dmf.ddb/ddb_nd0-ffbin_revb_800mv_100c.dmf.ddb/ddb_nd0-ffbin_revb_800mv_110c.dmf.ddb/ddb_nd0-ffbin_revb_800mv_125c.dmf.ddb/ddb_nd0-ffbin_revb_800mv_n40c.dmf.ddb/ddb_nd0-ffbin_revb_850mv_0c.dmf.ddb/ddb_nd0-ffbin_revb_850mv_100c.dmf.ddb/ddb_nd0-ffbin_revb_850mv_110c.dmf.ddb/ddb_nd0-ffbin_revb_850mv_125c.dmf.ddb/ddb_nd0-ffbin_revb_850mv_n40c.dmf.ddb/ddb_nd0-ffbin_revb_900mv_0c.dmf.ddb/ddb_nd0-ffbin_revb_900mv_100c.dmf.ddb/ddb_nd0-ffbin_revb_900mv_110c.dmf.ddb/ddb_nd0-ffbin_revb_900mv_125c.dmf.ddb/ddb_nd0-ffbin_revb_900mv_n40c.dmf.ddb/ddb_nd0-ffbin_revb_vid1_0c.dmf.ddb/ddb_nd0-ffbin_revb_vid1_100c.dmf.ddb/ddb_nd0-ffbin_revb_vid1_110c.dmf.ddb/ddb_nd0-ffbin_revb_vid1_125c.dmf.ddb/ddb_nd0-ffbin_revb_vid1_n40c.dmf.ddb/ddb_nd0-ffbin_reves_800mv_0c.dmf.ddb/ddb_nd0-ffbin_reves_800mv_100c.dmf.ddb/ddb_nd0-ffbin_reves_800mv_110c.dmf.ddb/ddb_nd0-ffbin_reves_800mv_125c.dmf.ddb/ddb_nd0-ffbin_reves_800mv_n40c.dmf.ddb/ddb_nd0-ffbin_reves_850mv_0c.dmf.ddb/ddb_nd0-ffbin_reves_850mv_100c.dmf.ddb/ddb_nd0-ffbin_reves_850mv_110c.dmf.ddb/ddb_nd0-ffbin_reves_850mv_125c.dmf.ddb/ddb_nd0-ffbin_reves_850mv_n40c.dmf.ddb/ddb_nd0-ffbin_reves_900mv_0c.dmf.ddb/ddb_nd0-ffbin_reves_900mv_100c.dmf.ddb/ddb_nd0-ffbin_reves_900mv_110c.dmf.ddb/ddb_nd0-ffbin_reves_900mv_125c.dmf.ddb/ddb_nd0-ffbin_reves_900mv_n40c.dmf.ddb/ddb_nd0-ffbin_reves_vid1_0c.dmf.ddb/ddb_nd0-ffbin_reves_vid1_100c.dmf.ddb/ddb_nd0-ffbin_reves_vid1_110c.dmf.ddb/ddb_nd0-ffbin_reves_vid1_125c.dmf.ddb/ddb_nd0-ffbin_reves_vid1_n40c.dmf.ddb/ddb_nd0-ffbin_revesa_800mv_0c.dmf.ddb/ddb_nd0-ffbin_revesa_800mv_100c.dmf.ddb/ddb_nd0-ffbin_revesa_800mv_110c.dmf.ddb/ddb_nd0-ffbin_revesa_800mv_125c.dmf.ddb/ddb_nd0-ffbin_revesa_800mv_n40c.dmf.ddb/ddb_nd0-ffbin_revesa_850mv_0c.dmf.ddb/ddb_nd0-ffbin_revesa_850mv_100c.dmf.ddb/ddb_nd0-ffbin_revesa_850mv_110c.dmf.ddb/ddb_nd0-ffbin_revesa_850mv_125c.dmf.ddb/ddb_nd0-ffbin_revesa_850mv_n40c.dmf.ddb/ddb_nd0-ffbin_revesa_900mv_0c.dmf.ddb/ddb_nd0-ffbin_revesa_900mv_100c.dmf.ddb/ddb_nd0-ffbin_revesa_900mv_110c.dmf.ddb/ddb_nd0-ffbin_revesa_900mv_125c.dmf.ddb/ddb_nd0-ffbin_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ffbin_revesa_vid1_0c.dmf.ddb/ddb_nd0-ffbin_revesa_vid1_100c.dmf.ddb/ddb_nd0-ffbin_revesa_vid1_110c.dmf.ddb/ddb_nd0-ffbin_revesa_vid1_125c.dmf.ddb/ddb_nd0-ffbin_revesa_vid1_n40c.dmf.ddb/ddb_nd0-ffbin_revprod_800mv_0c.dmf.ddb/ddb_nd0-ffbin_revprod_800mv_100c.dmf.ddb/ddb_nd0-ffbin_revprod_800mv_110c.dmf.ddb/ddb_nd0-ffbin_revprod_800mv_125c.dmf.ddb/ddb_nd0-ffbin_revprod_800mv_n40c.dmf.ddb/ddb_nd0-ffbin_revprod_850mv_0c.dmf.ddb/ddb_nd0-ffbin_revprod_850mv_100c.dmf.ddb/ddb_nd0-ffbin_revprod_850mv_110c.dmf.ddb/ddb_nd0-ffbin_revprod_850mv_125c.dmf.ddb/ddb_nd0-ffbin_revprod_850mv_n40c.dmf.ddb/ddb_nd0-ffbin_revprod_900mv_0c.dmf.ddb/ddb_nd0-ffbin_revprod_900mv_100c.dmf.ddb/ddb_nd0-ffbin_revprod_900mv_110c.dmf.ddb/ddb_nd0-ffbin_revprod_900mv_125c.dmf.ddb/ddb_nd0-ffbin_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ffbin_revprod_vid1_0c.dmf.ddb/ddb_nd0-ffbin_revprod_vid1_100c.dmf.ddb/ddb_nd0-ffbin_revprod_vid1_110c.dmf.ddb/ddb_nd0-ffbin_revprod_vid1_125c.dmf.ddb/ddb_nd0-ffbin_revprod_vid1_n40c.dmf.ddb/ddb_nd0-ffscaled_reva_800mv_0c.dmf.ddb/ddb_nd0-ffscaled_reva_800mv_100c.dmf.ddb/ddb_nd0-ffscaled_reva_800mv_110c.dmf.ddb/ddb_nd0-ffscaled_reva_800mv_125c.dmf.ddb/ddb_nd0-ffscaled_reva_800mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reva_850mv_0c.dmf.ddb/ddb_nd0-ffscaled_reva_850mv_100c.dmf.ddb/ddb_nd0-ffscaled_reva_850mv_110c.dmf.ddb/ddb_nd0-ffscaled_reva_850mv_125c.dmf.ddb/ddb_nd0-ffscaled_reva_850mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reva_900mv_0c.dmf.ddb/ddb_nd0-ffscaled_reva_900mv_100c.dmf.ddb/ddb_nd0-ffscaled_reva_900mv_110c.dmf.ddb/ddb_nd0-ffscaled_reva_900mv_125c.dmf.ddb/ddb_nd0-ffscaled_reva_900mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reva_vid1_0c.dmf.ddb/ddb_nd0-ffscaled_reva_vid1_100c.dmf.ddb/ddb_nd0-ffscaled_reva_vid1_110c.dmf.ddb/ddb_nd0-ffscaled_reva_vid1_125c.dmf.ddb/ddb_nd0-ffscaled_reva_vid1_n40c.dmf.ddb/ddb_nd0-ffscaled_revb_800mv_0c.dmf.ddb/ddb_nd0-ffscaled_revb_800mv_100c.dmf.ddb/ddb_nd0-ffscaled_revb_800mv_110c.dmf.ddb/ddb_nd0-ffscaled_revb_800mv_125c.dmf.ddb/ddb_nd0-ffscaled_revb_800mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revb_850mv_0c.dmf.ddb/ddb_nd0-ffscaled_revb_850mv_100c.dmf.ddb/ddb_nd0-ffscaled_revb_850mv_110c.dmf.ddb/ddb_nd0-ffscaled_revb_850mv_125c.dmf.ddb/ddb_nd0-ffscaled_revb_850mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revb_900mv_0c.dmf.ddb/ddb_nd0-ffscaled_revb_900mv_100c.dmf.ddb/ddb_nd0-ffscaled_revb_900mv_110c.dmf.ddb/ddb_nd0-ffscaled_revb_900mv_125c.dmf.ddb/ddb_nd0-ffscaled_revb_900mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revb_vid1_0c.dmf.ddb/ddb_nd0-ffscaled_revb_vid1_100c.dmf.ddb/ddb_nd0-ffscaled_revb_vid1_110c.dmf.ddb/ddb_nd0-ffscaled_revb_vid1_125c.dmf.ddb/ddb_nd0-ffscaled_revb_vid1_n40c.dmf.ddb/ddb_nd0-ffscaled_reves_800mv_0c.dmf.ddb/ddb_nd0-ffscaled_reves_800mv_100c.dmf.ddb/ddb_nd0-ffscaled_reves_800mv_110c.dmf.ddb/ddb_nd0-ffscaled_reves_800mv_125c.dmf.ddb/ddb_nd0-ffscaled_reves_800mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reves_850mv_0c.dmf.ddb/ddb_nd0-ffscaled_reves_850mv_100c.dmf.ddb/ddb_nd0-ffscaled_reves_850mv_110c.dmf.ddb/ddb_nd0-ffscaled_reves_850mv_125c.dmf.ddb/ddb_nd0-ffscaled_reves_850mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reves_900mv_0c.dmf.ddb/ddb_nd0-ffscaled_reves_900mv_100c.dmf.ddb/ddb_nd0-ffscaled_reves_900mv_110c.dmf.ddb/ddb_nd0-ffscaled_reves_900mv_125c.dmf.ddb/ddb_nd0-ffscaled_reves_900mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reves_vid1_0c.dmf.ddb/ddb_nd0-ffscaled_reves_vid1_100c.dmf.ddb/ddb_nd0-ffscaled_reves_vid1_110c.dmf.ddb/ddb_nd0-ffscaled_reves_vid1_125c.dmf.ddb/ddb_nd0-ffscaled_reves_vid1_n40c.dmf.ddb/ddb_nd0-ffscaled_revesa_800mv_0c.dmf.ddb/ddb_nd0-ffscaled_revesa_800mv_100c.dmf.ddb/ddb_nd0-ffscaled_revesa_800mv_110c.dmf.ddb/ddb_nd0-ffscaled_revesa_800mv_125c.dmf.ddb/ddb_nd0-ffscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revesa_850mv_0c.dmf.ddb/ddb_nd0-ffscaled_revesa_850mv_100c.dmf.ddb/ddb_nd0-ffscaled_revesa_850mv_110c.dmf.ddb/ddb_nd0-ffscaled_revesa_850mv_125c.dmf.ddb/ddb_nd0-ffscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revesa_900mv_0c.dmf.ddb/ddb_nd0-ffscaled_revesa_900mv_100c.dmf.ddb/ddb_nd0-ffscaled_revesa_900mv_110c.dmf.ddb/ddb_nd0-ffscaled_revesa_900mv_125c.dmf.ddb/ddb_nd0-ffscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revesa_vid1_0c.dmf.ddb/ddb_nd0-ffscaled_revesa_vid1_100c.dmf.ddb/ddb_nd0-ffscaled_revesa_vid1_110c.dmf.ddb/ddb_nd0-ffscaled_revesa_vid1_125c.dmf.ddb/ddb_nd0-ffscaled_revesa_vid1_n40c.dmf.ddb/ddb_nd0-ffscaled_revprod_800mv_0c.dmf.ddb/ddb_nd0-ffscaled_revprod_800mv_100c.dmf.ddb/ddb_nd0-ffscaled_revprod_800mv_110c.dmf.ddb/ddb_nd0-ffscaled_revprod_800mv_125c.dmf.ddb/ddb_nd0-ffscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revprod_850mv_0c.dmf.ddb/ddb_nd0-ffscaled_revprod_850mv_100c.dmf.ddb/ddb_nd0-ffscaled_revprod_850mv_110c.dmf.ddb/ddb_nd0-ffscaled_revprod_850mv_125c.dmf.ddb/ddb_nd0-ffscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revprod_900mv_0c.dmf.ddb/ddb_nd0-ffscaled_revprod_900mv_100c.dmf.ddb/ddb_nd0-ffscaled_revprod_900mv_110c.dmf.ddb/ddb_nd0-ffscaled_revprod_900mv_125c.dmf.ddb/ddb_nd0-ffscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revprod_vid1_0c.dmf.ddb/ddb_nd0-ffscaled_revprod_vid1_100c.dmf.ddb/ddb_nd0-ffscaled_revprod_vid1_110c.dmf.ddb/ddb_nd0-ffscaled_revprod_vid1_125c.dmf.ddb/ddb_nd0-ffscaled_revprod_vid1_n40c.dmf.ddb/ddb_nd0-ii_reva_900mv_0c.dmf.ddb/ddb_nd0-ii_reva_900mv_100c.dmf.ddb/ddb_nd0-ii_reva_900mv_110c.dmf.ddb/ddb_nd0-ii_reva_900mv_125c.dmf.ddb/ddb_nd0-ii_reva_900mv_n40c.dmf.ddb/ddb_nd0-ii_revb_900mv_0c.dmf.ddb/ddb_nd0-ii_revb_900mv_100c.dmf.ddb/ddb_nd0-ii_revb_900mv_110c.dmf.ddb/ddb_nd0-ii_revb_900mv_125c.dmf.ddb/ddb_nd0-ii_revb_900mv_n40c.dmf.ddb/ddb_nd0-ii_reves_900mv_0c.dmf.ddb/ddb_nd0-ii_reves_900mv_100c.dmf.ddb/ddb_nd0-ii_reves_900mv_110c.dmf.ddb/ddb_nd0-ii_reves_900mv_125c.dmf.ddb/ddb_nd0-ii_reves_900mv_n40c.dmf.ddb/ddb_nd0-ii_revesa_900mv_0c.dmf.ddb/ddb_nd0-ii_revesa_900mv_100c.dmf.ddb/ddb_nd0-ii_revesa_900mv_110c.dmf.ddb/ddb_nd0-ii_revesa_900mv_125c.dmf.ddb/ddb_nd0-ii_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ii_revprod_900mv_0c.dmf.ddb/ddb_nd0-ii_revprod_900mv_100c.dmf.ddb/ddb_nd0-ii_revprod_900mv_110c.dmf.ddb/ddb_nd0-ii_revprod_900mv_125c.dmf.ddb/ddb_nd0-ii_revprod_900mv_n40c.dmf.ddb/ddb_nd0-iibin_reva_900mv_0c.dmf.ddb/ddb_nd0-iibin_reva_900mv_100c.dmf.ddb/ddb_nd0-iibin_reva_900mv_110c.dmf.ddb/ddb_nd0-iibin_reva_900mv_125c.dmf.ddb/ddb_nd0-iibin_reva_900mv_n40c.dmf.ddb/ddb_nd0-iibin_revb_900mv_0c.dmf.ddb/ddb_nd0-iibin_revb_900mv_100c.dmf.ddb/ddb_nd0-iibin_revb_900mv_110c.dmf.ddb/ddb_nd0-iibin_revb_900mv_125c.dmf.ddb/ddb_nd0-iibin_revb_900mv_n40c.dmf.ddb/ddb_nd0-iibin_reves_900mv_0c.dmf.ddb/ddb_nd0-iibin_reves_900mv_100c.dmf.ddb/ddb_nd0-iibin_reves_900mv_110c.dmf.ddb/ddb_nd0-iibin_reves_900mv_125c.dmf.ddb/ddb_nd0-iibin_reves_900mv_n40c.dmf.ddb/ddb_nd0-iibin_revesa_900mv_0c.dmf.ddb/ddb_nd0-iibin_revesa_900mv_100c.dmf.ddb/ddb_nd0-iibin_revesa_900mv_110c.dmf.ddb/ddb_nd0-iibin_revesa_900mv_125c.dmf.ddb/ddb_nd0-iibin_revesa_900mv_n40c.dmf.ddb/ddb_nd0-iibin_revprod_900mv_0c.dmf.ddb/ddb_nd0-iibin_revprod_900mv_100c.dmf.ddb/ddb_nd0-iibin_revprod_900mv_110c.dmf.ddb/ddb_nd0-iibin_revprod_900mv_125c.dmf.ddb/ddb_nd0-iibin_revprod_900mv_n40c.dmf.ddb/ddb_nd0-iiscaled_reva_900mv_0c.dmf.ddb/ddb_nd0-iiscaled_reva_900mv_100c.dmf.ddb/ddb_nd0-iiscaled_reva_900mv_110c.dmf.ddb/ddb_nd0-iiscaled_reva_900mv_125c.dmf.ddb/ddb_nd0-iiscaled_reva_900mv_n40c.dmf.ddb/ddb_nd0-iiscaled_revb_900mv_0c.dmf.ddb/ddb_nd0-iiscaled_revb_900mv_100c.dmf.ddb/ddb_nd0-iiscaled_revb_900mv_110c.dmf.ddb/ddb_nd0-iiscaled_revb_900mv_125c.dmf.ddb/ddb_nd0-iiscaled_revb_900mv_n40c.dmf.ddb/ddb_nd0-iiscaled_reves_900mv_0c.dmf.ddb/ddb_nd0-iiscaled_reves_900mv_100c.dmf.ddb/ddb_nd0-iiscaled_reves_900mv_110c.dmf.ddb/ddb_nd0-iiscaled_reves_900mv_125c.dmf.ddb/ddb_nd0-iiscaled_reves_900mv_n40c.dmf.ddb/ddb_nd0-iiscaled_revesa_900mv_0c.dmf.ddb/ddb_nd0-iiscaled_revesa_900mv_100c.dmf.ddb/ddb_nd0-iiscaled_revesa_900mv_110c.dmf.ddb/ddb_nd0-iiscaled_revesa_900mv_125c.dmf.ddb/ddb_nd0-iiscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd0-iiscaled_revprod_900mv_0c.dmf.ddb/ddb_nd0-iiscaled_revprod_900mv_100c.dmf.ddb/ddb_nd0-iiscaled_revprod_900mv_110c.dmf.ddb/ddb_nd0-iiscaled_revprod_900mv_125c.dmf.ddb/ddb_nd0-iiscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd0-m_reva_850mv_0c.dmf.ddb/ddb_nd0-m_reva_850mv_100c.dmf.ddb/ddb_nd0-m_reva_850mv_110c.dmf.ddb/ddb_nd0-m_reva_850mv_125c.dmf.ddb/ddb_nd0-m_reva_850mv_n40c.dmf.ddb/ddb_nd0-m_reva_900mv_0c.dmf.ddb/ddb_nd0-m_reva_900mv_0c_fdi.ddb/ddb_nd0-m_reva_900mv_100c.dmf.ddb/ddb_nd0-m_reva_900mv_100c_fdi.ddb/ddb_nd0-m_reva_900mv_110c.dmf.ddb/ddb_nd0-m_reva_900mv_125c.dmf.ddb/ddb_nd0-m_reva_900mv_n40c.dmf.ddb/ddb_nd0-m_reva_900mv_n40c_fdi.ddb/ddb_nd0-m_revb_850mv_0c.dmf.ddb/ddb_nd0-m_revb_850mv_100c.dmf.ddb/ddb_nd0-m_revb_850mv_110c.dmf.ddb/ddb_nd0-m_revb_850mv_125c.dmf.ddb/ddb_nd0-m_revb_850mv_n40c.dmf.ddb/ddb_nd0-m_revb_900mv_0c.dmf.ddb/ddb_nd0-m_revb_900mv_100c.dmf.ddb/ddb_nd0-m_revb_900mv_110c.dmf.ddb/ddb_nd0-m_revb_900mv_125c.dmf.ddb/ddb_nd0-m_revb_900mv_n40c.dmf.ddb/ddb_nd0-m_reves_850mv_0c.dmf.ddb/ddb_nd0-m_reves_850mv_100c.dmf.ddb/ddb_nd0-m_reves_850mv_110c.dmf.ddb/ddb_nd0-m_reves_850mv_125c.dmf.ddb/ddb_nd0-m_reves_850mv_n40c.dmf.ddb/ddb_nd0-m_reves_900mv_0c.dmf.ddb/ddb_nd0-m_reves_900mv_100c.dmf.ddb/ddb_nd0-m_reves_900mv_110c.dmf.ddb/ddb_nd0-m_reves_900mv_125c.dmf.ddb/ddb_nd0-m_reves_900mv_n40c.dmf.ddb/ddb_nd0-m_revesa_850mv_0c.dmf.ddb/ddb_nd0-m_revesa_850mv_100c.dmf.ddb/ddb_nd0-m_revesa_850mv_110c.dmf.ddb/ddb_nd0-m_revesa_850mv_125c.dmf.ddb/ddb_nd0-m_revesa_850mv_n40c.dmf.ddb/ddb_nd0-m_revesa_900mv_0c.dmf.ddb/ddb_nd0-m_revesa_900mv_100c.dmf.ddb/ddb_nd0-m_revesa_900mv_110c.dmf.ddb/ddb_nd0-m_revesa_900mv_125c.dmf.ddb/ddb_nd0-m_revesa_900mv_n40c.dmf.ddb/ddb_nd0-m_revprod_850mv_0c.dmf.ddb/ddb_nd0-m_revprod_850mv_0c_fdi.ddb/ddb_nd0-m_revprod_850mv_100c.dmf.ddb/ddb_nd0-m_revprod_850mv_100c_fdi.ddb/ddb_nd0-m_revprod_850mv_110c.dmf.ddb/ddb_nd0-m_revprod_850mv_125c.dmf.ddb/ddb_nd0-m_revprod_850mv_n40c.dmf.ddb/ddb_nd0-m_revprod_850mv_n40c_fdi.ddb/ddb_nd0-m_revprod_900mv_0c.dmf.ddb/ddb_nd0-m_revprod_900mv_0c_fdi.ddb/ddb_nd0-m_revprod_900mv_100c.dmf.ddb/ddb_nd0-m_revprod_900mv_100c_fdi.ddb/ddb_nd0-m_revprod_900mv_110c.dmf.ddb/ddb_nd0-m_revprod_900mv_125c.dmf.ddb/ddb_nd0-m_revprod_900mv_n40c.dmf.ddb/ddb_nd0-m_revprod_900mv_n40c_fdi.ddb/ddb_nd0-ss_reva_900mv_0c.dmf.ddb/ddb_nd0-ss_reva_900mv_100c.dmf.ddb/ddb_nd0-ss_reva_900mv_110c.dmf.ddb/ddb_nd0-ss_reva_900mv_125c.dmf.ddb/ddb_nd0-ss_reva_900mv_n40c.dmf.ddb/ddb_nd0-ss_revb_900mv_0c.dmf.ddb/ddb_nd0-ss_revb_900mv_100c.dmf.ddb/ddb_nd0-ss_revb_900mv_110c.dmf.ddb/ddb_nd0-ss_revb_900mv_125c.dmf.ddb/ddb_nd0-ss_revb_900mv_n40c.dmf.ddb/ddb_nd0-ss_reves_900mv_0c.dmf.ddb/ddb_nd0-ss_reves_900mv_100c.dmf.ddb/ddb_nd0-ss_reves_900mv_110c.dmf.ddb/ddb_nd0-ss_reves_900mv_125c.dmf.ddb/ddb_nd0-ss_reves_900mv_n40c.dmf.ddb/ddb_nd0-ss_revesa_900mv_0c.dmf.ddb/ddb_nd0-ss_revesa_900mv_100c.dmf.ddb/ddb_nd0-ss_revesa_900mv_110c.dmf.ddb/ddb_nd0-ss_revesa_900mv_125c.dmf.ddb/ddb_nd0-ss_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ss_revprod_900mv_0c.dmf.ddb/ddb_nd0-ss_revprod_900mv_100c.dmf.ddb/ddb_nd0-ss_revprod_900mv_110c.dmf.ddb/ddb_nd0-ss_revprod_900mv_125c.dmf.ddb/ddb_nd0-ss_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ssbin_reva_900mv_0c.dmf.ddb/ddb_nd0-ssbin_reva_900mv_100c.dmf.ddb/ddb_nd0-ssbin_reva_900mv_110c.dmf.ddb/ddb_nd0-ssbin_reva_900mv_125c.dmf.ddb/ddb_nd0-ssbin_reva_900mv_n40c.dmf.ddb/ddb_nd0-ssbin_revb_900mv_0c.dmf.ddb/ddb_nd0-ssbin_revb_900mv_100c.dmf.ddb/ddb_nd0-ssbin_revb_900mv_110c.dmf.ddb/ddb_nd0-ssbin_revb_900mv_125c.dmf.ddb/ddb_nd0-ssbin_revb_900mv_n40c.dmf.ddb/ddb_nd0-ssbin_reves_900mv_0c.dmf.ddb/ddb_nd0-ssbin_reves_900mv_100c.dmf.ddb/ddb_nd0-ssbin_reves_900mv_110c.dmf.ddb/ddb_nd0-ssbin_reves_900mv_125c.dmf.ddb/ddb_nd0-ssbin_reves_900mv_n40c.dmf.ddb/ddb_nd0-ssbin_revesa_900mv_0c.dmf.ddb/ddb_nd0-ssbin_revesa_900mv_100c.dmf.ddb/ddb_nd0-ssbin_revesa_900mv_110c.dmf.ddb/ddb_nd0-ssbin_revesa_900mv_125c.dmf.ddb/ddb_nd0-ssbin_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ssbin_revprod_900mv_0c.dmf.ddb/ddb_nd0-ssbin_revprod_900mv_100c.dmf.ddb/ddb_nd0-ssbin_revprod_900mv_110c.dmf.ddb/ddb_nd0-ssbin_revprod_900mv_125c.dmf.ddb/ddb_nd0-ssbin_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ssscaled_reva_900mv_0c.dmf.ddb/ddb_nd0-ssscaled_reva_900mv_100c.dmf.ddb/ddb_nd0-ssscaled_reva_900mv_110c.dmf.ddb/ddb_nd0-ssscaled_reva_900mv_125c.dmf.ddb/ddb_nd0-ssscaled_reva_900mv_n40c.dmf.ddb/ddb_nd0-ssscaled_revb_900mv_0c.dmf.ddb/ddb_nd0-ssscaled_revb_900mv_100c.dmf.ddb/ddb_nd0-ssscaled_revb_900mv_110c.dmf.ddb/ddb_nd0-ssscaled_revb_900mv_125c.dmf.ddb/ddb_nd0-ssscaled_revb_900mv_n40c.dmf.ddb/ddb_nd0-ssscaled_reves_900mv_0c.dmf.ddb/ddb_nd0-ssscaled_reves_900mv_100c.dmf.ddb/ddb_nd0-ssscaled_reves_900mv_110c.dmf.ddb/ddb_nd0-ssscaled_reves_900mv_125c.dmf.ddb/ddb_nd0-ssscaled_reves_900mv_n40c.dmf.ddb/ddb_nd0-ssscaled_revesa_900mv_0c.dmf.ddb/ddb_nd0-ssscaled_revesa_900mv_100c.dmf.ddb/ddb_nd0-ssscaled_revesa_900mv_110c.dmf.ddb/ddb_nd0-ssscaled_revesa_900mv_125c.dmf.ddb/ddb_nd0-ssscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ssscaled_revprod_900mv_0c.dmf.ddb/ddb_nd0-ssscaled_revprod_900mv_100c.dmf.ddb/ddb_nd0-ssscaled_revprod_900mv_110c.dmf.ddb/ddb_nd0-ssscaled_revprod_900mv_125c.dmf.ddb/ddb_nd0-ssscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd0-tt_reva_800mv_0c.dmf.ddb/ddb_nd0-tt_reva_800mv_100c.dmf.ddb/ddb_nd0-tt_reva_800mv_110c.dmf.ddb/ddb_nd0-tt_reva_800mv_125c.dmf.ddb/ddb_nd0-tt_reva_800mv_n40c.dmf.ddb/ddb_nd0-tt_reva_850mv_0c.dmf.ddb/ddb_nd0-tt_reva_850mv_100c.dmf.ddb/ddb_nd0-tt_reva_850mv_110c.dmf.ddb/ddb_nd0-tt_reva_850mv_125c.dmf.ddb/ddb_nd0-tt_reva_850mv_n40c.dmf.ddb/ddb_nd0-tt_reva_900mv_0c.dmf.ddb/ddb_nd0-tt_reva_900mv_100c.dmf.ddb/ddb_nd0-tt_reva_900mv_110c.dmf.ddb/ddb_nd0-tt_reva_900mv_125c.dmf.ddb/ddb_nd0-tt_reva_900mv_n40c.dmf.ddb/ddb_nd0-tt_reva_vid2_0c.dmf.ddb/ddb_nd0-tt_reva_vid2_100c.dmf.ddb/ddb_nd0-tt_reva_vid2_110c.dmf.ddb/ddb_nd0-tt_reva_vid2_125c.dmf.ddb/ddb_nd0-tt_reva_vid2_n40c.dmf.ddb/ddb_nd0-tt_reva_vid3a_0c.dmf.ddb/ddb_nd0-tt_reva_vid3a_100c.dmf.ddb/ddb_nd0-tt_reva_vid3a_110c.dmf.ddb/ddb_nd0-tt_reva_vid3a_125c.dmf.ddb/ddb_nd0-tt_reva_vid3a_n40c.dmf.ddb/ddb_nd0-tt_revb_800mv_0c.dmf.ddb/ddb_nd0-tt_revb_800mv_100c.dmf.ddb/ddb_nd0-tt_revb_800mv_110c.dmf.ddb/ddb_nd0-tt_revb_800mv_125c.dmf.ddb/ddb_nd0-tt_revb_800mv_n40c.dmf.ddb/ddb_nd0-tt_revb_850mv_0c.dmf.ddb/ddb_nd0-tt_revb_850mv_100c.dmf.ddb/ddb_nd0-tt_revb_850mv_110c.dmf.ddb/ddb_nd0-tt_revb_850mv_125c.dmf.ddb/ddb_nd0-tt_revb_850mv_n40c.dmf.ddb/ddb_nd0-tt_revb_900mv_0c.dmf.ddb/ddb_nd0-tt_revb_900mv_100c.dmf.ddb/ddb_nd0-tt_revb_900mv_110c.dmf.ddb/ddb_nd0-tt_revb_900mv_125c.dmf.ddb/ddb_nd0-tt_revb_900mv_n40c.dmf.ddb/ddb_nd0-tt_revb_vid2_0c.dmf.ddb/ddb_nd0-tt_revb_vid2_100c.dmf.ddb/ddb_nd0-tt_revb_vid2_110c.dmf.ddb/ddb_nd0-tt_revb_vid2_125c.dmf.ddb/ddb_nd0-tt_revb_vid2_n40c.dmf.ddb/ddb_nd0-tt_revb_vid3a_0c.dmf.ddb/ddb_nd0-tt_revb_vid3a_100c.dmf.ddb/ddb_nd0-tt_revb_vid3a_110c.dmf.ddb/ddb_nd0-tt_revb_vid3a_125c.dmf.ddb/ddb_nd0-tt_revb_vid3a_n40c.dmf.ddb/ddb_nd0-tt_reves_800mv_0c.dmf.ddb/ddb_nd0-tt_reves_800mv_100c.dmf.ddb/ddb_nd0-tt_reves_800mv_110c.dmf.ddb/ddb_nd0-tt_reves_800mv_125c.dmf.ddb/ddb_nd0-tt_reves_800mv_n40c.dmf.ddb/ddb_nd0-tt_reves_850mv_0c.dmf.ddb/ddb_nd0-tt_reves_850mv_100c.dmf.ddb/ddb_nd0-tt_reves_850mv_110c.dmf.ddb/ddb_nd0-tt_reves_850mv_125c.dmf.ddb/ddb_nd0-tt_reves_850mv_n40c.dmf.ddb/ddb_nd0-tt_reves_900mv_0c.dmf.ddb/ddb_nd0-tt_reves_900mv_100c.dmf.ddb/ddb_nd0-tt_reves_900mv_110c.dmf.ddb/ddb_nd0-tt_reves_900mv_125c.dmf.ddb/ddb_nd0-tt_reves_900mv_n40c.dmf.ddb/ddb_nd0-tt_reves_vid2_0c.dmf.ddb/ddb_nd0-tt_reves_vid2_100c.dmf.ddb/ddb_nd0-tt_reves_vid2_110c.dmf.ddb/ddb_nd0-tt_reves_vid2_125c.dmf.ddb/ddb_nd0-tt_reves_vid2_n40c.dmf.ddb/ddb_nd0-tt_reves_vid3a_0c.dmf.ddb/ddb_nd0-tt_reves_vid3a_100c.dmf.ddb/ddb_nd0-tt_reves_vid3a_110c.dmf.ddb/ddb_nd0-tt_reves_vid3a_125c.dmf.ddb/ddb_nd0-tt_reves_vid3a_n40c.dmf.ddb/ddb_nd0-tt_revesa_800mv_0c.dmf.ddb/ddb_nd0-tt_revesa_800mv_100c.dmf.ddb/ddb_nd0-tt_revesa_800mv_110c.dmf.ddb/ddb_nd0-tt_revesa_800mv_125c.dmf.ddb/ddb_nd0-tt_revesa_800mv_n40c.dmf.ddb/ddb_nd0-tt_revesa_850mv_0c.dmf.ddb/ddb_nd0-tt_revesa_850mv_100c.dmf.ddb/ddb_nd0-tt_revesa_850mv_110c.dmf.ddb/ddb_nd0-tt_revesa_850mv_125c.dmf.ddb/ddb_nd0-tt_revesa_850mv_n40c.dmf.ddb/ddb_nd0-tt_revesa_900mv_0c.dmf.ddb/ddb_nd0-tt_revesa_900mv_100c.dmf.ddb/ddb_nd0-tt_revesa_900mv_110c.dmf.ddb/ddb_nd0-tt_revesa_900mv_125c.dmf.ddb/ddb_nd0-tt_revesa_900mv_n40c.dmf.ddb/ddb_nd0-tt_revesa_vid2_0c.dmf.ddb/ddb_nd0-tt_revesa_vid2_100c.dmf.ddb/ddb_nd0-tt_revesa_vid2_110c.dmf.ddb/ddb_nd0-tt_revesa_vid2_125c.dmf.ddb/ddb_nd0-tt_revesa_vid2_n40c.dmf.ddb/ddb_nd0-tt_revesa_vid3a_0c.dmf.ddb/ddb_nd0-tt_revesa_vid3a_100c.dmf.ddb/ddb_nd0-tt_revesa_vid3a_110c.dmf.ddb/ddb_nd0-tt_revesa_vid3a_125c.dmf.ddb/ddb_nd0-tt_revesa_vid3a_n40c.dmf.ddb/ddb_nd0-tt_revprod_800mv_0c.dmf.ddb/ddb_nd0-tt_revprod_800mv_100c.dmf.ddb/ddb_nd0-tt_revprod_800mv_110c.dmf.ddb/ddb_nd0-tt_revprod_800mv_125c.dmf.ddb/ddb_nd0-tt_revprod_800mv_n40c.dmf.ddb/ddb_nd0-tt_revprod_850mv_0c.dmf.ddb/ddb_nd0-tt_revprod_850mv_100c.dmf.ddb/ddb_nd0-tt_revprod_850mv_110c.dmf.ddb/ddb_nd0-tt_revprod_850mv_125c.dmf.ddb/ddb_nd0-tt_revprod_850mv_n40c.dmf.ddb/ddb_nd0-tt_revprod_900mv_0c.dmf.ddb/ddb_nd0-tt_revprod_900mv_100c.dmf.ddb/ddb_nd0-tt_revprod_900mv_110c.dmf.ddb/ddb_nd0-tt_revprod_900mv_125c.dmf.ddb/ddb_nd0-tt_revprod_900mv_n40c.dmf.ddb/ddb_nd0-tt_revprod_vid2_0c.dmf.ddb/ddb_nd0-tt_revprod_vid2_100c.dmf.ddb/ddb_nd0-tt_revprod_vid2_110c.dmf.ddb/ddb_nd0-tt_revprod_vid2_125c.dmf.ddb/ddb_nd0-tt_revprod_vid2_n40c.dmf.ddb/ddb_nd0-tt_revprod_vid3a_0c.dmf.ddb/ddb_nd0-tt_revprod_vid3a_100c.dmf.ddb/ddb_nd0-tt_revprod_vid3a_110c.dmf.ddb/ddb_nd0-tt_revprod_vid3a_125c.dmf.ddb/ddb_nd0-tt_revprod_vid3a_n40c.dmf.ddb/ddb_nd0-ttbin_reva_800mv_0c.dmf.ddb/ddb_nd0-ttbin_reva_800mv_100c.dmf.ddb/ddb_nd0-ttbin_reva_800mv_110c.dmf.ddb/ddb_nd0-ttbin_reva_800mv_125c.dmf.ddb/ddb_nd0-ttbin_reva_800mv_n40c.dmf.ddb/ddb_nd0-ttbin_reva_850mv_0c.dmf.ddb/ddb_nd0-ttbin_reva_850mv_100c.dmf.ddb/ddb_nd0-ttbin_reva_850mv_110c.dmf.ddb/ddb_nd0-ttbin_reva_850mv_125c.dmf.ddb/ddb_nd0-ttbin_reva_850mv_n40c.dmf.ddb/ddb_nd0-ttbin_reva_900mv_0c.dmf.ddb/ddb_nd0-ttbin_reva_900mv_100c.dmf.ddb/ddb_nd0-ttbin_reva_900mv_110c.dmf.ddb/ddb_nd0-ttbin_reva_900mv_125c.dmf.ddb/ddb_nd0-ttbin_reva_900mv_n40c.dmf.ddb/ddb_nd0-ttbin_reva_vid2_0c.dmf.ddb/ddb_nd0-ttbin_reva_vid2_100c.dmf.ddb/ddb_nd0-ttbin_reva_vid2_110c.dmf.ddb/ddb_nd0-ttbin_reva_vid2_125c.dmf.ddb/ddb_nd0-ttbin_reva_vid2_n40c.dmf.ddb/ddb_nd0-ttbin_reva_vid3a_0c.dmf.ddb/ddb_nd0-ttbin_reva_vid3a_100c.dmf.ddb/ddb_nd0-ttbin_reva_vid3a_110c.dmf.ddb/ddb_nd0-ttbin_reva_vid3a_125c.dmf.ddb/ddb_nd0-ttbin_reva_vid3a_n40c.dmf.ddb/ddb_nd0-ttbin_revb_800mv_0c.dmf.ddb/ddb_nd0-ttbin_revb_800mv_100c.dmf.ddb/ddb_nd0-ttbin_revb_800mv_110c.dmf.ddb/ddb_nd0-ttbin_revb_800mv_125c.dmf.ddb/ddb_nd0-ttbin_revb_800mv_n40c.dmf.ddb/ddb_nd0-ttbin_revb_850mv_0c.dmf.ddb/ddb_nd0-ttbin_revb_850mv_100c.dmf.ddb/ddb_nd0-ttbin_revb_850mv_110c.dmf.ddb/ddb_nd0-ttbin_revb_850mv_125c.dmf.ddb/ddb_nd0-ttbin_revb_850mv_n40c.dmf.ddb/ddb_nd0-ttbin_revb_900mv_0c.dmf.ddb/ddb_nd0-ttbin_revb_900mv_100c.dmf.ddb/ddb_nd0-ttbin_revb_900mv_110c.dmf.ddb/ddb_nd0-ttbin_revb_900mv_125c.dmf.ddb/ddb_nd0-ttbin_revb_900mv_n40c.dmf.ddb/ddb_nd0-ttbin_revb_vid2_0c.dmf.ddb/ddb_nd0-ttbin_revb_vid2_100c.dmf.ddb/ddb_nd0-ttbin_revb_vid2_110c.dmf.ddb/ddb_nd0-ttbin_revb_vid2_125c.dmf.ddb/ddb_nd0-ttbin_revb_vid2_n40c.dmf.ddb/ddb_nd0-ttbin_revb_vid3a_0c.dmf.ddb/ddb_nd0-ttbin_revb_vid3a_100c.dmf.ddb/ddb_nd0-ttbin_revb_vid3a_110c.dmf.ddb/ddb_nd0-ttbin_revb_vid3a_125c.dmf.ddb/ddb_nd0-ttbin_revb_vid3a_n40c.dmf.ddb/ddb_nd0-ttbin_reves_800mv_0c.dmf.ddb/ddb_nd0-ttbin_reves_800mv_100c.dmf.ddb/ddb_nd0-ttbin_reves_800mv_110c.dmf.ddb/ddb_nd0-ttbin_reves_800mv_125c.dmf.ddb/ddb_nd0-ttbin_reves_800mv_n40c.dmf.ddb/ddb_nd0-ttbin_reves_850mv_0c.dmf.ddb/ddb_nd0-ttbin_reves_850mv_100c.dmf.ddb/ddb_nd0-ttbin_reves_850mv_110c.dmf.ddb/ddb_nd0-ttbin_reves_850mv_125c.dmf.ddb/ddb_nd0-ttbin_reves_850mv_n40c.dmf.ddb/ddb_nd0-ttbin_reves_900mv_0c.dmf.ddb/ddb_nd0-ttbin_reves_900mv_100c.dmf.ddb/ddb_nd0-ttbin_reves_900mv_110c.dmf.ddb/ddb_nd0-ttbin_reves_900mv_125c.dmf.ddb/ddb_nd0-ttbin_reves_900mv_n40c.dmf.ddb/ddb_nd0-ttbin_reves_vid2_0c.dmf.ddb/ddb_nd0-ttbin_reves_vid2_100c.dmf.ddb/ddb_nd0-ttbin_reves_vid2_110c.dmf.ddb/ddb_nd0-ttbin_reves_vid2_125c.dmf.ddb/ddb_nd0-ttbin_reves_vid2_n40c.dmf.ddb/ddb_nd0-ttbin_reves_vid3a_0c.dmf.ddb/ddb_nd0-ttbin_reves_vid3a_100c.dmf.ddb/ddb_nd0-ttbin_reves_vid3a_110c.dmf.ddb/ddb_nd0-ttbin_reves_vid3a_125c.dmf.ddb/ddb_nd0-ttbin_reves_vid3a_n40c.dmf.ddb/ddb_nd0-ttbin_revesa_800mv_0c.dmf.ddb/ddb_nd0-ttbin_revesa_800mv_100c.dmf.ddb/ddb_nd0-ttbin_revesa_800mv_110c.dmf.ddb/ddb_nd0-ttbin_revesa_800mv_125c.dmf.ddb/ddb_nd0-ttbin_revesa_800mv_n40c.dmf.ddb/ddb_nd0-ttbin_revesa_850mv_0c.dmf.ddb/ddb_nd0-ttbin_revesa_850mv_100c.dmf.ddb/ddb_nd0-ttbin_revesa_850mv_110c.dmf.ddb/ddb_nd0-ttbin_revesa_850mv_125c.dmf.ddb/ddb_nd0-ttbin_revesa_850mv_n40c.dmf.ddb/ddb_nd0-ttbin_revesa_900mv_0c.dmf.ddb/ddb_nd0-ttbin_revesa_900mv_100c.dmf.ddb/ddb_nd0-ttbin_revesa_900mv_110c.dmf.ddb/ddb_nd0-ttbin_revesa_900mv_125c.dmf.ddb/ddb_nd0-ttbin_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ttbin_revesa_vid2_0c.dmf.ddb/ddb_nd0-ttbin_revesa_vid2_100c.dmf.ddb/ddb_nd0-ttbin_revesa_vid2_110c.dmf.ddb/ddb_nd0-ttbin_revesa_vid2_125c.dmf.ddb/ddb_nd0-ttbin_revesa_vid2_n40c.dmf.ddb/ddb_nd0-ttbin_revesa_vid3a_0c.dmf.ddb/ddb_nd0-ttbin_revesa_vid3a_100c.dmf.ddb/ddb_nd0-ttbin_revesa_vid3a_110c.dmf.ddb/ddb_nd0-ttbin_revesa_vid3a_125c.dmf.ddb/ddb_nd0-ttbin_revesa_vid3a_n40c.dmf.ddb/ddb_nd0-ttbin_revprod_800mv_0c.dmf.ddb/ddb_nd0-ttbin_revprod_800mv_100c.dmf.ddb/ddb_nd0-ttbin_revprod_800mv_110c.dmf.ddb/ddb_nd0-ttbin_revprod_800mv_125c.dmf.ddb/ddb_nd0-ttbin_revprod_800mv_n40c.dmf.ddb/ddb_nd0-ttbin_revprod_850mv_0c.dmf.ddb/ddb_nd0-ttbin_revprod_850mv_100c.dmf.ddb/ddb_nd0-ttbin_revprod_850mv_110c.dmf.ddb/ddb_nd0-ttbin_revprod_850mv_125c.dmf.ddb/ddb_nd0-ttbin_revprod_850mv_n40c.dmf.ddb/ddb_nd0-ttbin_revprod_900mv_0c.dmf.ddb/ddb_nd0-ttbin_revprod_900mv_100c.dmf.ddb/ddb_nd0-ttbin_revprod_900mv_110c.dmf.ddb/ddb_nd0-ttbin_revprod_900mv_125c.dmf.ddb/ddb_nd0-ttbin_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ttbin_revprod_vid2_0c.dmf.ddb/ddb_nd0-ttbin_revprod_vid2_100c.dmf.ddb/ddb_nd0-ttbin_revprod_vid2_110c.dmf.ddb/ddb_nd0-ttbin_revprod_vid2_125c.dmf.ddb/ddb_nd0-ttbin_revprod_vid2_n40c.dmf.ddb/ddb_nd0-ttbin_revprod_vid3a_0c.dmf.ddb/ddb_nd0-ttbin_revprod_vid3a_100c.dmf.ddb/ddb_nd0-ttbin_revprod_vid3a_110c.dmf.ddb/ddb_nd0-ttbin_revprod_vid3a_125c.dmf.ddb/ddb_nd0-ttbin_revprod_vid3a_n40c.dmf.ddb/ddb_nd0-ttscaled_reva_800mv_0c.dmf.ddb/ddb_nd0-ttscaled_reva_800mv_100c.dmf.ddb/ddb_nd0-ttscaled_reva_800mv_110c.dmf.ddb/ddb_nd0-ttscaled_reva_800mv_125c.dmf.ddb/ddb_nd0-ttscaled_reva_800mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reva_850mv_0c.dmf.ddb/ddb_nd0-ttscaled_reva_850mv_100c.dmf.ddb/ddb_nd0-ttscaled_reva_850mv_110c.dmf.ddb/ddb_nd0-ttscaled_reva_850mv_125c.dmf.ddb/ddb_nd0-ttscaled_reva_850mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reva_900mv_0c.dmf.ddb/ddb_nd0-ttscaled_reva_900mv_100c.dmf.ddb/ddb_nd0-ttscaled_reva_900mv_110c.dmf.ddb/ddb_nd0-ttscaled_reva_900mv_125c.dmf.ddb/ddb_nd0-ttscaled_reva_900mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reva_vid2_0c.dmf.ddb/ddb_nd0-ttscaled_reva_vid2_100c.dmf.ddb/ddb_nd0-ttscaled_reva_vid2_110c.dmf.ddb/ddb_nd0-ttscaled_reva_vid2_125c.dmf.ddb/ddb_nd0-ttscaled_reva_vid2_n40c.dmf.ddb/ddb_nd0-ttscaled_reva_vid3a_0c.dmf.ddb/ddb_nd0-ttscaled_reva_vid3a_100c.dmf.ddb/ddb_nd0-ttscaled_reva_vid3a_110c.dmf.ddb/ddb_nd0-ttscaled_reva_vid3a_125c.dmf.ddb/ddb_nd0-ttscaled_reva_vid3a_n40c.dmf.ddb/ddb_nd0-ttscaled_revb_800mv_0c.dmf.ddb/ddb_nd0-ttscaled_revb_800mv_100c.dmf.ddb/ddb_nd0-ttscaled_revb_800mv_110c.dmf.ddb/ddb_nd0-ttscaled_revb_800mv_125c.dmf.ddb/ddb_nd0-ttscaled_revb_800mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revb_850mv_0c.dmf.ddb/ddb_nd0-ttscaled_revb_850mv_100c.dmf.ddb/ddb_nd0-ttscaled_revb_850mv_110c.dmf.ddb/ddb_nd0-ttscaled_revb_850mv_125c.dmf.ddb/ddb_nd0-ttscaled_revb_850mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revb_900mv_0c.dmf.ddb/ddb_nd0-ttscaled_revb_900mv_100c.dmf.ddb/ddb_nd0-ttscaled_revb_900mv_110c.dmf.ddb/ddb_nd0-ttscaled_revb_900mv_125c.dmf.ddb/ddb_nd0-ttscaled_revb_900mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revb_vid2_0c.dmf.ddb/ddb_nd0-ttscaled_revb_vid2_100c.dmf.ddb/ddb_nd0-ttscaled_revb_vid2_110c.dmf.ddb/ddb_nd0-ttscaled_revb_vid2_125c.dmf.ddb/ddb_nd0-ttscaled_revb_vid2_n40c.dmf.ddb/ddb_nd0-ttscaled_revb_vid3a_0c.dmf.ddb/ddb_nd0-ttscaled_revb_vid3a_100c.dmf.ddb/ddb_nd0-ttscaled_revb_vid3a_110c.dmf.ddb/ddb_nd0-ttscaled_revb_vid3a_125c.dmf.ddb/ddb_nd0-ttscaled_revb_vid3a_n40c.dmf.ddb/ddb_nd0-ttscaled_reves_800mv_0c.dmf.ddb/ddb_nd0-ttscaled_reves_800mv_100c.dmf.ddb/ddb_nd0-ttscaled_reves_800mv_110c.dmf.ddb/ddb_nd0-ttscaled_reves_800mv_125c.dmf.ddb/ddb_nd0-ttscaled_reves_800mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reves_850mv_0c.dmf.ddb/ddb_nd0-ttscaled_reves_850mv_100c.dmf.ddb/ddb_nd0-ttscaled_reves_850mv_110c.dmf.ddb/ddb_nd0-ttscaled_reves_850mv_125c.dmf.ddb/ddb_nd0-ttscaled_reves_850mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reves_900mv_0c.dmf.ddb/ddb_nd0-ttscaled_reves_900mv_100c.dmf.ddb/ddb_nd0-ttscaled_reves_900mv_110c.dmf.ddb/ddb_nd0-ttscaled_reves_900mv_125c.dmf.ddb/ddb_nd0-ttscaled_reves_900mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reves_vid2_0c.dmf.ddb/ddb_nd0-ttscaled_reves_vid2_100c.dmf.ddb/ddb_nd0-ttscaled_reves_vid2_110c.dmf.ddb/ddb_nd0-ttscaled_reves_vid2_125c.dmf.ddb/ddb_nd0-ttscaled_reves_vid2_n40c.dmf.ddb/ddb_nd0-ttscaled_reves_vid3a_0c.dmf.ddb/ddb_nd0-ttscaled_reves_vid3a_100c.dmf.ddb/ddb_nd0-ttscaled_reves_vid3a_110c.dmf.ddb/ddb_nd0-ttscaled_reves_vid3a_125c.dmf.ddb/ddb_nd0-ttscaled_reves_vid3a_n40c.dmf.ddb/ddb_nd0-ttscaled_revesa_800mv_0c.dmf.ddb/ddb_nd0-ttscaled_revesa_800mv_100c.dmf.ddb/ddb_nd0-ttscaled_revesa_800mv_110c.dmf.ddb/ddb_nd0-ttscaled_revesa_800mv_125c.dmf.ddb/ddb_nd0-ttscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revesa_850mv_0c.dmf.ddb/ddb_nd0-ttscaled_revesa_850mv_100c.dmf.ddb/ddb_nd0-ttscaled_revesa_850mv_110c.dmf.ddb/ddb_nd0-ttscaled_revesa_850mv_125c.dmf.ddb/ddb_nd0-ttscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revesa_900mv_0c.dmf.ddb/ddb_nd0-ttscaled_revesa_900mv_100c.dmf.ddb/ddb_nd0-ttscaled_revesa_900mv_110c.dmf.ddb/ddb_nd0-ttscaled_revesa_900mv_125c.dmf.ddb/ddb_nd0-ttscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid2_0c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid2_100c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid2_110c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid2_125c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid2_n40c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid3a_0c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid3a_100c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid3a_110c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid3a_125c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid3a_n40c.dmf.ddb/ddb_nd0-ttscaled_revprod_800mv_0c.dmf.ddb/ddb_nd0-ttscaled_revprod_800mv_100c.dmf.ddb/ddb_nd0-ttscaled_revprod_800mv_110c.dmf.ddb/ddb_nd0-ttscaled_revprod_800mv_125c.dmf.ddb/ddb_nd0-ttscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revprod_850mv_0c.dmf.ddb/ddb_nd0-ttscaled_revprod_850mv_100c.dmf.ddb/ddb_nd0-ttscaled_revprod_850mv_110c.dmf.ddb/ddb_nd0-ttscaled_revprod_850mv_125c.dmf.ddb/ddb_nd0-ttscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revprod_900mv_0c.dmf.ddb/ddb_nd0-ttscaled_revprod_900mv_100c.dmf.ddb/ddb_nd0-ttscaled_revprod_900mv_110c.dmf.ddb/ddb_nd0-ttscaled_revprod_900mv_125c.dmf.ddb/ddb_nd0-ttscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid2_0c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid2_100c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid2_110c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid2_125c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid2_n40c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid3a_0c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid3a_100c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid3a_110c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid3a_125c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid3a_n40c.dmf.ddb/ddb_nd0.translate.pb/ddb_nd0_ares.ddb/ddb_nd0_asmm.ddb/ddb_nd0_bcm_asm_data.ddb/ddb_nd0_bcm_device.ddb/ddb_nd0_bcm_floorplan.ddb/ddb_nd0_bcm_powerdown.ddb/ddb_nd0_clock_util.bdb/ddb_nd0_constra.ddb/ddb_nd0_constra_ttk.ddb/ddb_nd0_crosstalk_uisf_crosstalk.ddb/ddb_nd0_die_comb.ddb/ddb_nd0_dspf_route_info_manager_default.ddb/ddb_nd0_dspf_route_info_manager_nadder_clkredct.ddb/ddb_nd0_dspf_route_info_manager_nadder_clocks.ddb/ddb_nd0_dspf_route_info_manager_nadder_crete.ddb/ddb_nd0_dspf_route_info_manager_nadder_lab_dsp_carry_chain.ddb/ddb_nd0_dspf_route_info_manager_nadder_red_tax.ddb/ddb_nd0_dspf_route_info_manager_nadder_redundancy.ddb/ddb_nd0_dspf_route_info_manager_nadder_redundancy_print.ddb/ddb_nd0_dspf_route_info_manager_nadder_ufict.ddb/ddb_nd0_dspf_routing_models_common.mdb/ddb_nd0_dspf_routing_models_prcf.mdb/ddb_nd0_dspf_routing_models_prcs.mdb/ddb_nd0_dspf_routing_models_tttt.mdb/ddb_nd0_e_gt_eccn_hdr.ddb/ddb_nd0_e_gt_eccn_pad.ddb/ddb_nd0_e_gt_eccnfbga1152c_pkg.ddb/ddb_nd0_e_gt_ehip_gui_pad_info.json/ddb_nd0_e_gt_gui_pad_info.json/ddb_nd0_e_gt_hdr.ddb/ddb_nd0_e_gt_pad.ddb/ddb_nd0_e_gtfbga1152c_pkg.ddb/ddb_nd0_e_pad.ddb/ddb_nd0_ehip_gui_pad_info.json/ddb_nd0_gid_database.ddb/ddb_nd0_gui_pad_info.json/ddb_nd0_h_gx_eccn_hdr.ddb/ddb_nd0_h_gx_eccn_pad.ddb/ddb_nd0_h_gx_eccnfbga1152_pkg.ddb/ddb_nd0_h_gx_hdr.ddb/ddb_nd0_h_gx_pad.ddb/ddb_nd0_h_gxfbga1152_pkg.ddb/ddb_nd0_h_pad.ddb/ddb_nd0_h_sx_hdr.ddb/ddb_nd0_h_sx_pad.ddb/ddb_nd0_h_sxfbga1152_pkg.ddb/ddb_nd0_hdr.ddb/ddb_nd0_info_counts.ddb/ddb_nd0_pad.ddb/ddb_nd0_place.ddb/ddb_nd0_routing.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ff_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ff_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ff_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ff_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredct_common.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clocks_common.ddb/ddb_nd0_timing_routing_delays_physrep_delays_crete_common.ddb/ddb_nd0_timing_routing_delays_physrep_delays_default_common.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ff_hold_125_bin2s_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ff_hold_m40_bin2s_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ff_m40.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ff_spd_0_bin1_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ff_spd_100_bin1_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_lab_dsp_carry_chain_common.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ff_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ff_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_red_tax.ddb/ddb_nd0_timing_routing_delays_physrep_delays_red_tax_common.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redundancy_common.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ss_m40.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ss_spd_0_bin2v_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ss_spd_0_bin3v_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ss_spd_100_bin2v_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ss_spd_100_bin3v_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tblp.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_0_bin1_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_100_bin1_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_100_bin2s_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_100_bin3ll_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_m40_bin2s_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_m40_bin3ll_unscaled.ddb/ddb_nd0fbga1152c_pkg.ddb/ddb_prsec_ctn.ddb/ddb_u2b2_generic_hipi_util_sql.db/ddb_u2b2_generic_lab_utils_sql.db/msf_meta.pb/nd0_e_gt_eccn_fbga_1152_c_uidb.json/nd0_e_gt_fbga_1152_c_uidb.json/nd0_fbga_1152_c_uidb.json/nd0_h_gx_eccn_fbga_1152__uidb.json/nd0_h_gx_fbga_1152__uidb.json/nd0_h_sx_fbga_1152__uidb.json/pmsf_meta.pb/smh_meta.pb/sof_meta.pb

filetypes:
  dfffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filetypes: dfffffffffffffffffffffffffffffffddfffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g_ptp

filenames:
[cell repeats an earlier one in this file: 740 characters]


filenames: libbtc_dptxll_syslib.a
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/software/btc_dptxll_syslib/release


filetypes: ffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/cadence/rtl/alt_ehipc2_lib/hslx/common

filenames:
  alt_ehipc2_and3t0.v/alt_ehipc2_and3t1.v/alt_ehipc2_and4t0.v/alt_ehipc2_and4t1.v/alt_ehipc2_avalon_mm_read_combine.v/alt_ehipc2_cnt6.v/alt_ehipc2_eqc15h7cfbt2.v/alt_ehipc2_eqc19h4e1fbt2.v/alt_ehipc2_eqc4h9t1.v/alt_ehipc2_eqc5h07t1.v/alt_ehipc2_eqc5h0ft1.v/alt_ehipc2_eqc5h18t1.v/alt_ehipc2_eqc5h1bt1.v/alt_ehipc2_eqc5h1ft1.v/alt_ehipc2_fmon8.v/alt_ehipc2_metronome32000.v/alt_ehipc2_metronome320000.v/alt_ehipc2_mux2w1t0s0.v/alt_ehipc2_mux2w1t0s1.v/alt_ehipc2_mux2w1t0s2.v/alt_ehipc2_mux2w1t1s2.v/alt_ehipc2_mux4w1t0s0.v/alt_ehipc2_mux4w1t0s1.v/alt_ehipc2_mux4w1t1s1.v/alt_ehipc2_mux8w1t2s1.v/alt_ehipc2_ripple16.v/alt_ehipc2_status_sync.v/alt_ehipc2_sync1r1.v/dual_clock_fifo.v/sc_fifo.v


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/mac/synopsys/tx

filenames:
[cell repeats an earlier one in this file: 401 characters]


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation_unidirectional

filenames:
[cell repeats an earlier one in this file: 186 characters]


filenames: alt_ehipc2_alias_csr.sv/alt_ehipc2_avmm_32to8.sv/alt_ehipc2_csr.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/cadence/rtl/csr


filenames: avst_credit_demultiplexer.sv.terp/avst_credit_demultiplexer_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/avalon_st_credit/avst_credit_demultiplexer


filenames: 50g/altera/common/main.tcl/reg_test.tcl
filetypes: dddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/example_project/hwtest


filetypes: ffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_sriov_dma_avmm

filenames:
[cell repeats an earlier one in this file: 151 characters]


filenames: altera_eth_pause_beat_conversion.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/aldec


filenames: alt_aeu_clks_40.v/alt_aeu_fifo_depth_40.v/alt_aeu_ptp_rx_40.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g/cadence/rtl/eth


filetypes: dddddddddddddddddddddddddddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/mentor/modules

filenames:
[cell repeats an earlier one in this file: 1045 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/alt_xcvr_ip_lib/alt_xcvr_data_pattern_gen

filenames:
[cell repeats an earlier one in this file: 256 characters]


filetypes: fffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/gige_pcs/mentor

filenames:
[cell repeats an earlier one in this file: 849 characters]


filenames: altera_eth_fifo.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl/fifo_stfifo


filenames: altera_nios2_custom_instr_hybrid_master_bfm.sv/altera_nios2_custom_instr_hybrid_master_bfm_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/verification/altera_nios2_custom_instr_hybrid_master_bfm


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_adv_seu_detection/aldec

filenames:
[cell repeats an earlier one in this file: 171 characters]


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_a10_ed/mentor/pio_ed

filenames:
[cell repeats an earlier one in this file: 209 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/drf_xcvr/ip_atile/synopsys/rtl

filenames:
  coreip_defparam.ivp/kzb_avr_atom_bot.sv/kzb_avr_atom_hlr_y0.sv/kzb_avr_atom_hlr_y288.sv/kzb_avr_atom_rcal04.sv/kzb_avr_atom_rcal20.sv/kzb_avr_atom_top.sv


filenames: license.txt
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/mcdma/software/user/Licenses


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_down_core/mentor


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sld/st/altera_streaming_sld_hub_controller

filenames:
[cell repeats an earlier one in this file: 326 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/pgm
filetypes: ddddddddddddddddddddddddddddddddddd
filenames:
  altera_arria10_chip_id/altera_asmi_parallel2/altera_asmi_parallel2_top/altera_c10gx_chip_id/altera_config_clock_fabric/altera_config_debug_agent/altera_crcerror_verify/altera_emr_unloader/altera_epcq_controller2/altera_internal_oscillator_atom/altera_jtag_chip_id/altera_nd_mailbox_driver/altera_nd_mailbox_multiplexer/altera_parallel_flash_loader_2/altera_s10_chip_id/altera_s10_configuration_clock/altera_s10_mailbox_client/altera_s10_mailbox_pro_client_lite/altera_s10_mailbox_programmable_client/altera_s10_temperature_sensor/altera_s10_user_rst_clkgate/altera_s10_voltage_sensor/altera_sdm_atom_wrapper/altera_sdm_mbox_bridge/altera_sdm_mbox_fabric/generic_qspi_controller2/intel_fpga_anti_tamper_lite/intel_fpga_mailbox_avst_client/intel_fpga_mailbox_client_fabric_wrapper/intel_generic_serial_flash_interface/intel_legacy_asmi_controller/lib/pr/seu/stratix10_serial_flash_mbox_client


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_dc_mixed_widths_fifo


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler/src_hdl

filenames:
  alt_vip_mix_scheduler.ocp/alt_vip_mix_scheduler.sv/alt_vip_mix_scheduler_pkg.sv/alt_vip_mix_scheduler_vib_fsm.sv


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/aldec/schd/tx

filenames:
[cell repeats an earlier one in this file: 465 characters]


filenames: Licenses/Makefile.txt/common/driver/version.txt
filetypes: dfddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/mcdma/software/kernel


filenames: auk_dspip_ctc_umts_out_mem.vhd/auk_dspip_ctc_umts_output.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/UMTS/mentor/src/rtl/output


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/university_program/input_output/altera_up_avalon_ps2/hdl

filenames:
[cell repeats an earlier one in this file: 119 characters]


filenames: marvell
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/hwtesting/system_console/external_phy


filenames: alt_vip_common_seq_par_convert.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_seq_par_convert/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_down_core/aldec


filenames: alt_vip_video_over_film.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_over_film/cadence/src_hdl


filenames: altera_pcie_sriov_dma_router.sv/altera_pcie_sriov_dma_router_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_sriov_dma_router


filenames: native_phy_1x/native_phy_2x/native_phy_4x
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/mentor/altera_rapidio2_native_phy_ip/native_phy_arriav_gz


filenames: pkgIndex.tcl/tcl/terp
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_pll/xcvr_fpll_fmh


filenames: emif_cal_dbg/emif_effmon/emif_tg_cfg
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/emif/system_console_toolkits


filenames: intel_fpga_pcie_ip_params.h.terp/linux
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_software/kernel


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/100g/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_fifo2


filenames: alt_vip_vfb_rd_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/synopsys/src_hdl


filenames: altpcierd_tl_cfg_sample.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_ed/aldec/example_design/verilog/chaining_dma


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_pcie_hip_native/altera_xcvr_pcie_hip_native_s20

filenames:
[cell repeats an earlier one in this file: 119 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/mentor/altera_pcie_s10_cra

filenames:
[cell repeats an earlier one in this file: 286 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/mcdma/src/synopsys/tx_tlp

filenames:
[cell repeats an earlier one in this file: 529 characters]


filenames: alt_hiconnect_st_reg.sv/alt_hiconnect_st_reg_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/iconnect/alt_hiconnect_st_reg


filenames: altera_xcvr_10gbase_kr_hw.tcl/fileset.tcl/interfaces.tcl/module.tcl/parameters.tcl
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr/tcl


filenames: alt_hiconnect_unsquish.sv.terp/alt_hiconnect_unsquish_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/iconnect/alt_hiconnect_unsquish


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/altera_avalon_mm_traffic_generator_core/mentor

filenames:
[cell repeats an earlier one in this file: 2031 characters]


filenames: common_files
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/aldec/example_testbench


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g/cadence/rtl/ast

filenames:
[cell repeats an earlier one in this file: 229 characters]


filetypes: ffffddfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/rtl/ethernet_traffic_controller

filenames:
[cell repeats an earlier one in this file: 232 characters]


filenames: auk_vit_par_ber_atl.vhd/auk_vit_par_bmp_atl.vhd/auk_vit_par_top_atl.vhd/auk_vit_par_trb_atl.vhd
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_vit_ii/src/rtl/Parallel/mentor


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/25g/synopsys/rtl/csr

filenames:
[cell repeats an earlier one in this file: 267 characters]


filenames: altera_avalon_st_splitter.sv/altera_avalon_st_splitter_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/avalon_st/altera_avalon_st_splitter


filetypes: dffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator

filenames:
[cell repeats an earlier one in this file: 261 characters]


filenames: mon_inc.tcl/mon_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/hwtesting/system_console/traffic_controller/mon


filetypes: ffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/aldec/rtl/mac

filenames:
[cell repeats an earlier one in this file: 521 characters]


filenames: alt_a10mlab.v/alt_wys_lut.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/hsl23a10/fmh/cadence


filenames: ldpcv5g_tx_top.sv.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/rtl/ldpcTxTop


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_fft_ii/mentor/src


filenames: alt_aeu_100_eth_4.v/alt_aeu_clks_100.v/alt_aeu_fifo_depth_100.v/alt_aeu_ptp_rx_100.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/mentor/rtl/eth


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/aldec/altera_pcie_s10_avst_sch

filenames:
[cell repeats an earlier one in this file: 696 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/src/synopsys/bitec_dp/rx/ss

filenames:
[cell repeats an earlier one in this file: 145 characters]


filetypes: ddfdfddffffffdddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge

filenames:
  aldec/altera_pcie_s10_64avmm_adapter/altera_pcie_s10_avmm_bridge_dcore.v/altera_pcie_s10_avst_sch/altera_pcie_s10_c2e_hip_avmm_bridge.v.terp/altera_pcie_s10_cra/altera_pcie_s10_dma_controller/altera_pcie_s10_hip_avmm_bridge.v.terp/altera_pcie_s10_hip_avmm_bridge_fileset.tcl/altera_pcie_s10_hip_avmm_bridge_hw.tcl/altera_pcie_s10_hip_avmm_bridge_interfaces.tcl/altera_pcie_s10_hip_avmm_bridge_module.tcl/altera_pcie_s10_hip_avmm_bridge_parameters.tcl/altera_pcie_s10_hprxm/altera_pcie_s10_hptxs/altera_pcie_s10_readdatamover/altera_pcie_s10_rxm/altera_pcie_s10_txs/altera_pcie_s10_writedatamover/cadence/components/mentor/synopsys


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/mentor/altera_rapidio2_native_phy_ip/native_phy_cyclonev/native_phy_2x


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/cadence


filenames: altera_eth_pause_controller.v/altera_eth_pause_ctrl_gen.v/altera_eth_pause_gen.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/aldec


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/drf_xcvr/ip_avr_aib/cadence


filenames: auk_dspip_ctc_umts_out_mem.vhd/auk_dspip_ctc_umts_output.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/UMTS/synopsys/src/rtl/output


filetypes: ffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g/rtl/mac

filenames:
[cell repeats an earlier one in this file: 541 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/wrdm

filenames:
[cell repeats an earlier one in this file: 381 characters]


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hmcc_mtaps/2f8l/cadence

filenames:
[cell repeats an earlier one in this file: 429 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/drf_xcvr/util
filetypes: ffffffffffffffffdf
filenames:
  common_gui.properties/common_messages.properties/common_params.properties/common_ports.properties/device_family.tcl/doc_gen.tcl/enum_defs.tcl/enum_defs_family_traits_and_features.tcl/enum_defs_interfaces.tcl/enums.tcl/hwtcl_debug.tcl/hwtcl_utils.tcl/math.tcl/messaging.tcl/pkgIndex.tcl/qini.tcl/timing/timing.tcl


filenames: altera_avalon_tse.c/altera_avalon_tse_system_info.c
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/altera_eth_tse/src/software/lib/HAL/src


filenames: alt_xcvr_avmm_read.sv/alt_xcvr_avmm_read_hw.tcl/alt_xcvr_avmm_read_top.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/alt_xcvr_ip_lib/alt_xcvr_avmm_read


filenames: altera_oct.sv/altera_oct_um_fsm.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_oct/altera_oct_core14/mentor


filenames: altera_eth_tse_phyip_terminator.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_phyip_terminator/cadence


filenames: alt_vip_common_data_by_line_rearrange.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_data_by_line_rearrange/src_hdl


filenames: alt_vip_common_pip_bunch.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_pip_bunch/src_hdl


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_fft_ii/aldec/src/rtl/lib/old_arch

filenames:
[cell repeats an earlier one in this file: 1642 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/alt_ntrlkn_8l_6g/aldec

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filenames: altera_16550_uart.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_16550_uart/aldec/top


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/mentor/rddm_ext_tag

filenames:
[cell repeats an earlier one in this file: 280 characters]


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e25s10/25g_rsfec/aldec

filenames:
[cell repeats an earlier one in this file: 703 characters]


filenames: alt_vip_cps_scheduler.sv/alt_vip_cps_scheduler_core.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/mentor/src_hdl


filenames: cfp_control_inc.tcl/main.tcl/qsfp_control_inc.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest_sl/altera/optical_module


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/cpriphy/alt_cpriphy_c3/mentor


filenames: alt_vip_tpg_multi_scheduler.ocp/alt_vip_tpg_multi_scheduler.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_multi_scheduler/src_hdl


filenames: alt_ehipc3_fm_rx_deskew.sv/alt_ehipc3_fm_tx_deskew.sv/alt_ehipc3_fm_word_delay_mlab.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3_fm/rtl/deskew


filenames: altera_jtag_avalon_master_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_jtag_avalon_master


filenames: doorbell/io_master/io_slave/maintenance
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/synopsys/logical


filenames: ncsim_in_cmd.txt/run_ncsim.sh
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_RSFEC/example_testbench/cadence


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/hw_demo/common/rtl/hdr

filenames:
[cell repeats an earlier one in this file: 124 characters]


filenames: common
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/cadence/example_project


filenames: alt_e100_rx_e10x10_base.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/pma_siv/alt_e100_rx_e10x10


filenames: altera_sdm_gpio_irq.sv/altera_sdm_gpio_irq_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/pgm/altera_sdm_atom_wrapper/altera_sdm_gpio_irq


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/aldec/altera_rapidio2_native_phy_ip/native_phy_arriav/native_phy_1x


filenames: altera_eth_lane_decoder.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/cadence


filenames: altera_eth_link_fault_generation_unidirectional.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation_unidirectional/mentor


filenames: alt_vip_cl_scl_hw.tcl/alt_vip_cl_scl_sw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_scl


filenames: csr/priority/top/vector
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_vectored_interrupt_controller


filenames: phylite_s10_sim_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_phylite/ip_s10_sim_ctrl/mentor/rtl


filenames: alt_mgbaset_mac_a10.qsys.terp/alt_mgbaset_mac_s10.ip.terp
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl/mac


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/rtl/ldpcDec/coreHT

filenames:
[cell repeats an earlier one in this file: 380 characters]


filetypes: ddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/testbench

filenames:
[cell repeats an earlier one in this file: 178 characters]


filetypes: dfffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/alt_ntrlkn_12l_6g

filenames:
[cell repeats an earlier one in this file: 3413 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/LTE/synopsys/src/rtl/decoder

filenames:
[cell repeats an earlier one in this file: 133 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/mentor/rtl/ast

filenames:
[cell repeats an earlier one in this file: 316 characters]


filenames: design_example_rules/pkgIndex.tcl/presets/tcl/terp
filetypes: dfddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_htile


filenames: alt_vip_common_fifo2.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_fifo2/src_hdl


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_sl3/src/phy/soft_ip/aldec

filenames:
[cell repeats an earlier one in this file: 302 characters]


filenames: alt_e40_fec_valid_gen.v/alt_e40_seq_reco_n.v/common_src/sv_fec
filetypes: ffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/kr4_sv/synopsys


filetypes: dfdfddffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/hwtesting/system_console

filenames:
[cell repeats an earlier one in this file: 125 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/50g/cadence/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 116 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/drf_xcvr/ip_ctl_gasket
filetypes: ddfffffffffdfddf
filenames:
  aldec/cadence/common_gui.properties/common_messages.properties/common_params.properties/common_ports.properties/drf_xcvr_ctl_gasket_hw.tcl/enum_defs.tcl/enum_defs_param_tbl.tcl/gui.properties/main.tcl/mentor/param_tbl.tcl/rtl/synopsys/util.tcl


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_sl3/ed/ed_synth/src/demo_control

filenames:
[cell repeats an earlier one in this file: 393 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_phylite/ip_agent
filetypes: ffffffd
filenames:
  altera_phylite_agent_hw.tcl/common_gui.properties/common_messages.properties/gui.properties/main.tcl/messages.properties/rtl


filenames: altera/common/main.tcl/readme.txt
filetypes: ddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest


filenames: altera_rapidio_io_master_x1.v/altera_rapidio_io_master_x2_x4.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/mentor/logical/io_master/tl_small


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_fir_alg_core/mentor/src_hdl

filenames:
[cell repeats an earlier one in this file: 249 characters]


filenames: altera_nd_avst_stream_iso.sv/altera_nd_avst_stream_iso_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/pgm/lib/altera_nd_avst_stream_iso


filetypes: ddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components

filenames:
[cell repeats an earlier one in this file: 164 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/hsls10/s10/synopsys

filenames:
[cell repeats an earlier one in this file: 109 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpcv_5g/top_hw

filenames:
[cell repeats an earlier one in this file: 154 characters]


filetypes: fffdffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_gpio/altera_gpio_core14

filenames:
[cell repeats an earlier one in this file: 243 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/aldec


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e50s10/hslx/mentor

filenames:
[cell repeats an earlier one in this file: 8035 characters]

filetypes:
[cell repeats an earlier one in this file: 359 characters]


filenames: aldec/alt_vip_interlacer_scheduler_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_interlacer_scheduler


filenames: scripts/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/seriallite_iii/example/example_tb


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/UMTS/synopsys/src/rtl/decoder

filenames:
[cell repeats an earlier one in this file: 125 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl/phy

filenames:
[cell repeats an earlier one in this file: 110 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/mentor


filenames: alt_vip_vfb_rd_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/mentor/src_hdl


filenames: altera_avalon_mm_clock_crossing_bridge.v.terp/altera_avalon_mm_clock_crossing_bridge_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/dec/altera_ldpc_wifi_msa/cadence

filenames:
[cell repeats an earlier one in this file: 113 characters]


filenames: alt_vip_cvo_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/mentor/src_hdl


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/synopsys/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 307 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/UMTS/test/sample_files

filenames:
[cell repeats an earlier one in this file: 203 characters]


filetypes: ffffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl/eth_traffic_controller/crc32

filenames:
[cell repeats an earlier one in this file: 188 characters]


filenames: ast/build_stp.tcl/efc/eth/eth_100g_a10.txt/lib/mac/pcs/pfc/pma/pma.a10/ptp
filetypes: dfddfddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/rtl


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/cadence/rddm_ext_tag

filenames:
[cell repeats an earlier one in this file: 280 characters]


filenames: dynamic_reconfiguration_hardware/dynamic_reconfiguration_sim
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI9P8G/software


filenames: ilk_20l_6g_rx_stripe_adapter.v/ilk_20l_6g_tx_stripe_adapter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_striper/20lane/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_seq_par_convert


filenames: common
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/cadence/example_project


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_warp_line_store/synopsys


filenames: altera_jesd204_mixed_width_dcfifo.v/altera_jesd204_pcfifo.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_jesd204/src/lib/pcfifo/aldec


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/100g/synopsys/rtl/csr

filenames:
[cell repeats an earlier one in this file: 156 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/mcdma/src/aldec/common

filenames:
[cell repeats an earlier one in this file: 404 characters]


filenames: auk_dspip_ctc_umts_out_mem.vhd/auk_dspip_ctc_umts_output.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/UMTS/cadence/src/rtl/output


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_motion_detect/aldec


filenames: ddr4_2d_pmu_train_dmem.incv/ddr4_2d_pmu_train_imem.incv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_hps/dm/ddr/synopsys_fw/a-2018.10/ddr4_2d


filenames: alt_vip_common_message_pipeline_stage.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_message_pipeline_stage/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/cadence


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/mentor


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_sync_generation


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/mentor/src_hdl

filenames:
[cell repeats an earlier one in this file: 124 characters]


filenames: alt_vip_cl_packet_dangler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_packet_dangler/cadence/src_hdl


filenames: rxdata_mwfifo.tcl.terp/sdi_s10_mr_phy_adapter.v/txdata_mwfifo.tcl.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sdi_ii/sdi_ii_example_design/stratix_10/rtl/mr_phy_adapter


filenames: alt_e40_lut6.v/alt_e40_mlab.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40c3/hslx/fm/mentor


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_jesd204/src/rx/a10/aldec

filenames:
[cell repeats an earlier one in this file: 494 characters]


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40c3/hslx/common/mentor

filenames:
[cell repeats an earlier one in this file: 5912 characters]

filetypes:
[cell repeats an earlier one in this file: 291 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/quartus/common/devinfo/14nm/nd1
filenames:
  bcm2bits_db/db_nd1_h_gx_eccnfbga1152_parasitic.db/db_nd1_h_gxfbga1152_parasitic.db/db_nd1_h_sxfbga1152_parasitic.db/db_nd1fbga1152_parasitic.db/ddb_dspf_re_reduced_graph.ddb/ddb_nd1-1_reva_900mv_0c.dmf.ddb/ddb_nd1-1_reva_900mv_100c.dmf.ddb/ddb_nd1-1_reva_900mv_110c.dmf.ddb/ddb_nd1-1_reva_900mv_125c.dmf.ddb/ddb_nd1-1_reva_900mv_n40c.dmf.ddb/ddb_nd1-1_reva_vid1_0c.dmf.ddb/ddb_nd1-1_reva_vid1_100c.dmf.ddb/ddb_nd1-1_reva_vid1_110c.dmf.ddb/ddb_nd1-1_reva_vid1_125c.dmf.ddb/ddb_nd1-1_reva_vid1_n40c.dmf.ddb/ddb_nd1-1_revb_900mv_0c.dmf.ddb/ddb_nd1-1_revb_900mv_100c.dmf.ddb/ddb_nd1-1_revb_900mv_110c.dmf.ddb/ddb_nd1-1_revb_900mv_125c.dmf.ddb/ddb_nd1-1_revb_900mv_n40c.dmf.ddb/ddb_nd1-1_revb_vid1_0c.dmf.ddb/ddb_nd1-1_revb_vid1_100c.dmf.ddb/ddb_nd1-1_revb_vid1_110c.dmf.ddb/ddb_nd1-1_revb_vid1_125c.dmf.ddb/ddb_nd1-1_revb_vid1_n40c.dmf.ddb/ddb_nd1-1_reves_900mv_0c.dmf.ddb/ddb_nd1-1_reves_900mv_100c.dmf.ddb/ddb_nd1-1_reves_900mv_110c.dmf.ddb/ddb_nd1-1_reves_900mv_125c.dmf.ddb/ddb_nd1-1_reves_900mv_n40c.dmf.ddb/ddb_nd1-1_reves_vid1_0c.dmf.ddb/ddb_nd1-1_reves_vid1_100c.dmf.ddb/ddb_nd1-1_reves_vid1_110c.dmf.ddb/ddb_nd1-1_reves_vid1_125c.dmf.ddb/ddb_nd1-1_reves_vid1_n40c.dmf.ddb/ddb_nd1-1_revesa_900mv_0c.dmf.ddb/ddb_nd1-1_revesa_900mv_100c.dmf.ddb/ddb_nd1-1_revesa_900mv_110c.dmf.ddb/ddb_nd1-1_revesa_900mv_125c.dmf.ddb/ddb_nd1-1_revesa_900mv_n40c.dmf.ddb/ddb_nd1-1_revesa_vid1_0c.dmf.ddb/ddb_nd1-1_revesa_vid1_100c.dmf.ddb/ddb_nd1-1_revesa_vid1_110c.dmf.ddb/ddb_nd1-1_revesa_vid1_125c.dmf.ddb/ddb_nd1-1_revesa_vid1_n40c.dmf.ddb/ddb_nd1-1_revprod_900mv_0c.dmf.ddb/ddb_nd1-1_revprod_900mv_0c_fdi.ddb/ddb_nd1-1_revprod_900mv_100c.dmf.ddb/ddb_nd1-1_revprod_900mv_100c_dem.ddb/ddb_nd1-1_revprod_900mv_100c_fdi.ddb/ddb_nd1-1_revprod_900mv_110c.dmf.ddb/ddb_nd1-1_revprod_900mv_125c.dmf.ddb/ddb_nd1-1_revprod_900mv_n40c.dmf.ddb/ddb_nd1-1_revprod_900mv_n40c_fdi.ddb/ddb_nd1-1_revprod_vid1_0c.dmf.ddb/ddb_nd1-1_revprod_vid1_0c_fdi.ddb/ddb_nd1-1_revprod_vid1_100c.dmf.ddb/ddb_nd1-1_revprod_vid1_100c_fdi.ddb/ddb_nd1-1_revprod_vid1_110c.dmf.ddb/ddb_nd1-1_revprod_vid1_125c.dmf.ddb/ddb_nd1-1_revprod_vid1_n40c.dmf.ddb/ddb_nd1-1_revprod_vid1_n40c_fdi.ddb/ddb_nd1-2_reva_850mv_0c.dmf.ddb/ddb_nd1-2_reva_850mv_100c.dmf.ddb/ddb_nd1-2_reva_850mv_110c.dmf.ddb/ddb_nd1-2_reva_850mv_125c.dmf.ddb/ddb_nd1-2_reva_850mv_n40c.dmf.ddb/ddb_nd1-2_reva_900mv_0c.dmf.ddb/ddb_nd1-2_reva_900mv_0c_fdi.ddb/ddb_nd1-2_reva_900mv_100c.dmf.ddb/ddb_nd1-2_reva_900mv_100c_dem.ddb/ddb_nd1-2_reva_900mv_100c_fdi.ddb/ddb_nd1-2_reva_900mv_110c.dmf.ddb/ddb_nd1-2_reva_900mv_125c.dmf.ddb/ddb_nd1-2_reva_900mv_n40c.dmf.ddb/ddb_nd1-2_reva_900mv_n40c_fdi.ddb/ddb_nd1-2_reva_vid2_0c.dmf.ddb/ddb_nd1-2_reva_vid2_100c.dmf.ddb/ddb_nd1-2_reva_vid2_110c.dmf.ddb/ddb_nd1-2_reva_vid2_125c.dmf.ddb/ddb_nd1-2_reva_vid2_n40c.dmf.ddb/ddb_nd1-2_revb_850mv_0c.dmf.ddb/ddb_nd1-2_revb_850mv_100c.dmf.ddb/ddb_nd1-2_revb_850mv_110c.dmf.ddb/ddb_nd1-2_revb_850mv_125c.dmf.ddb/ddb_nd1-2_revb_850mv_n40c.dmf.ddb/ddb_nd1-2_revb_900mv_0c.dmf.ddb/ddb_nd1-2_revb_900mv_100c.dmf.ddb/ddb_nd1-2_revb_900mv_110c.dmf.ddb/ddb_nd1-2_revb_900mv_125c.dmf.ddb/ddb_nd1-2_revb_900mv_n40c.dmf.ddb/ddb_nd1-2_revb_vid2_0c.dmf.ddb/ddb_nd1-2_revb_vid2_100c.dmf.ddb/ddb_nd1-2_revb_vid2_110c.dmf.ddb/ddb_nd1-2_revb_vid2_125c.dmf.ddb/ddb_nd1-2_revb_vid2_n40c.dmf.ddb/ddb_nd1-2_reves_850mv_0c.dmf.ddb/ddb_nd1-2_reves_850mv_100c.dmf.ddb/ddb_nd1-2_reves_850mv_110c.dmf.ddb/ddb_nd1-2_reves_850mv_125c.dmf.ddb/ddb_nd1-2_reves_850mv_n40c.dmf.ddb/ddb_nd1-2_reves_900mv_0c.dmf.ddb/ddb_nd1-2_reves_900mv_100c.dmf.ddb/ddb_nd1-2_reves_900mv_110c.dmf.ddb/ddb_nd1-2_reves_900mv_125c.dmf.ddb/ddb_nd1-2_reves_900mv_n40c.dmf.ddb/ddb_nd1-2_reves_vid2_0c.dmf.ddb/ddb_nd1-2_reves_vid2_100c.dmf.ddb/ddb_nd1-2_reves_vid2_110c.dmf.ddb/ddb_nd1-2_reves_vid2_125c.dmf.ddb/ddb_nd1-2_reves_vid2_n40c.dmf.ddb/ddb_nd1-2_revesa_850mv_0c.dmf.ddb/ddb_nd1-2_revesa_850mv_100c.dmf.ddb/ddb_nd1-2_revesa_850mv_110c.dmf.ddb/ddb_nd1-2_revesa_850mv_125c.dmf.ddb/ddb_nd1-2_revesa_850mv_n40c.dmf.ddb/ddb_nd1-2_revesa_900mv_0c.dmf.ddb/ddb_nd1-2_revesa_900mv_100c.dmf.ddb/ddb_nd1-2_revesa_900mv_110c.dmf.ddb/ddb_nd1-2_revesa_900mv_125c.dmf.ddb/ddb_nd1-2_revesa_900mv_n40c.dmf.ddb/ddb_nd1-2_revesa_vid2_0c.dmf.ddb/ddb_nd1-2_revesa_vid2_100c.dmf.ddb/ddb_nd1-2_revesa_vid2_110c.dmf.ddb/ddb_nd1-2_revesa_vid2_125c.dmf.ddb/ddb_nd1-2_revesa_vid2_n40c.dmf.ddb/ddb_nd1-2_revprod_850mv_0c.dmf.ddb/ddb_nd1-2_revprod_850mv_0c_fdi.ddb/ddb_nd1-2_revprod_850mv_100c.dmf.ddb/ddb_nd1-2_revprod_850mv_100c_dem.ddb/ddb_nd1-2_revprod_850mv_100c_fdi.ddb/ddb_nd1-2_revprod_850mv_110c.dmf.ddb/ddb_nd1-2_revprod_850mv_125c.dmf.ddb/ddb_nd1-2_revprod_850mv_n40c.dmf.ddb/ddb_nd1-2_revprod_850mv_n40c_fdi.ddb/ddb_nd1-2_revprod_900mv_0c.dmf.ddb/ddb_nd1-2_revprod_900mv_0c_fdi.ddb/ddb_nd1-2_revprod_900mv_100c.dmf.ddb/ddb_nd1-2_revprod_900mv_100c_dem.ddb/ddb_nd1-2_revprod_900mv_100c_fdi.ddb/ddb_nd1-2_revprod_900mv_110c.dmf.ddb/ddb_nd1-2_revprod_900mv_125c.dmf.ddb/ddb_nd1-2_revprod_900mv_n40c.dmf.ddb/ddb_nd1-2_revprod_900mv_n40c_fdi.ddb/ddb_nd1-2_revprod_vid2_0c.dmf.ddb/ddb_nd1-2_revprod_vid2_0c_fdi.ddb/ddb_nd1-2_revprod_vid2_100c.dmf.ddb/ddb_nd1-2_revprod_vid2_100c_fdi.ddb/ddb_nd1-2_revprod_vid2_110c.dmf.ddb/ddb_nd1-2_revprod_vid2_125c.dmf.ddb/ddb_nd1-2_revprod_vid2_n40c.dmf.ddb/ddb_nd1-2_revprod_vid2_n40c_fdi.ddb/ddb_nd1-3_reva_850mv_0c.dmf.ddb/ddb_nd1-3_reva_850mv_100c.dmf.ddb/ddb_nd1-3_reva_850mv_110c.dmf.ddb/ddb_nd1-3_reva_850mv_125c.dmf.ddb/ddb_nd1-3_reva_850mv_n40c.dmf.ddb/ddb_nd1-3_reva_900mv_0c.dmf.ddb/ddb_nd1-3_reva_900mv_100c.dmf.ddb/ddb_nd1-3_reva_900mv_110c.dmf.ddb/ddb_nd1-3_reva_900mv_125c.dmf.ddb/ddb_nd1-3_reva_900mv_n40c.dmf.ddb/ddb_nd1-3_reva_vid3a_0c.dmf.ddb/ddb_nd1-3_reva_vid3a_100c.dmf.ddb/ddb_nd1-3_reva_vid3a_110c.dmf.ddb/ddb_nd1-3_reva_vid3a_125c.dmf.ddb/ddb_nd1-3_reva_vid3a_n40c.dmf.ddb/ddb_nd1-3_revb_850mv_0c.dmf.ddb/ddb_nd1-3_revb_850mv_100c.dmf.ddb/ddb_nd1-3_revb_850mv_110c.dmf.ddb/ddb_nd1-3_revb_850mv_125c.dmf.ddb/ddb_nd1-3_revb_850mv_n40c.dmf.ddb/ddb_nd1-3_revb_900mv_0c.dmf.ddb/ddb_nd1-3_revb_900mv_100c.dmf.ddb/ddb_nd1-3_revb_900mv_110c.dmf.ddb/ddb_nd1-3_revb_900mv_125c.dmf.ddb/ddb_nd1-3_revb_900mv_n40c.dmf.ddb/ddb_nd1-3_revb_vid3a_0c.dmf.ddb/ddb_nd1-3_revb_vid3a_100c.dmf.ddb/ddb_nd1-3_revb_vid3a_110c.dmf.ddb/ddb_nd1-3_revb_vid3a_125c.dmf.ddb/ddb_nd1-3_revb_vid3a_n40c.dmf.ddb/ddb_nd1-3_reves_850mv_0c.dmf.ddb/ddb_nd1-3_reves_850mv_100c.dmf.ddb/ddb_nd1-3_reves_850mv_110c.dmf.ddb/ddb_nd1-3_reves_850mv_125c.dmf.ddb/ddb_nd1-3_reves_850mv_n40c.dmf.ddb/ddb_nd1-3_reves_900mv_0c.dmf.ddb/ddb_nd1-3_reves_900mv_100c.dmf.ddb/ddb_nd1-3_reves_900mv_110c.dmf.ddb/ddb_nd1-3_reves_900mv_125c.dmf.ddb/ddb_nd1-3_reves_900mv_n40c.dmf.ddb/ddb_nd1-3_reves_vid3a_0c.dmf.ddb/ddb_nd1-3_reves_vid3a_100c.dmf.ddb/ddb_nd1-3_reves_vid3a_110c.dmf.ddb/ddb_nd1-3_reves_vid3a_125c.dmf.ddb/ddb_nd1-3_reves_vid3a_n40c.dmf.ddb/ddb_nd1-3_revesa_850mv_0c.dmf.ddb/ddb_nd1-3_revesa_850mv_100c.dmf.ddb/ddb_nd1-3_revesa_850mv_110c.dmf.ddb/ddb_nd1-3_revesa_850mv_125c.dmf.ddb/ddb_nd1-3_revesa_850mv_n40c.dmf.ddb/ddb_nd1-3_revesa_900mv_0c.dmf.ddb/ddb_nd1-3_revesa_900mv_100c.dmf.ddb/ddb_nd1-3_revesa_900mv_110c.dmf.ddb/ddb_nd1-3_revesa_900mv_125c.dmf.ddb/ddb_nd1-3_revesa_900mv_n40c.dmf.ddb/ddb_nd1-3_revesa_vid3a_0c.dmf.ddb/ddb_nd1-3_revesa_vid3a_100c.dmf.ddb/ddb_nd1-3_revesa_vid3a_110c.dmf.ddb/ddb_nd1-3_revesa_vid3a_125c.dmf.ddb/ddb_nd1-3_revesa_vid3a_n40c.dmf.ddb/ddb_nd1-3_revprod_850mv_0c.dmf.ddb/ddb_nd1-3_revprod_850mv_0c_fdi.ddb/ddb_nd1-3_revprod_850mv_100c.dmf.ddb/ddb_nd1-3_revprod_850mv_100c_dem.ddb/ddb_nd1-3_revprod_850mv_100c_fdi.ddb/ddb_nd1-3_revprod_850mv_110c.dmf.ddb/ddb_nd1-3_revprod_850mv_125c.dmf.ddb/ddb_nd1-3_revprod_850mv_n40c.dmf.ddb/ddb_nd1-3_revprod_850mv_n40c_fdi.ddb/ddb_nd1-3_revprod_900mv_0c.dmf.ddb/ddb_nd1-3_revprod_900mv_0c_fdi.ddb/ddb_nd1-3_revprod_900mv_100c.dmf.ddb/ddb_nd1-3_revprod_900mv_100c_dem.ddb/ddb_nd1-3_revprod_900mv_100c_fdi.ddb/ddb_nd1-3_revprod_900mv_110c.dmf.ddb/ddb_nd1-3_revprod_900mv_125c.dmf.ddb/ddb_nd1-3_revprod_900mv_n40c.dmf.ddb/ddb_nd1-3_revprod_900mv_n40c_fdi.ddb/ddb_nd1-3_revprod_vid3a_0c.dmf.ddb/ddb_nd1-3_revprod_vid3a_0c_fdi.ddb/ddb_nd1-3_revprod_vid3a_100c.dmf.ddb/ddb_nd1-3_revprod_vid3a_100c_fdi.ddb/ddb_nd1-3_revprod_vid3a_110c.dmf.ddb/ddb_nd1-3_revprod_vid3a_125c.dmf.ddb/ddb_nd1-3_revprod_vid3a_n40c.dmf.ddb/ddb_nd1-3_revprod_vid3a_n40c_fdi.ddb/ddb_nd1-ff_reva_800mv_0c.dmf.ddb/ddb_nd1-ff_reva_800mv_100c.dmf.ddb/ddb_nd1-ff_reva_800mv_110c.dmf.ddb/ddb_nd1-ff_reva_800mv_125c.dmf.ddb/ddb_nd1-ff_reva_800mv_n40c.dmf.ddb/ddb_nd1-ff_reva_850mv_0c.dmf.ddb/ddb_nd1-ff_reva_850mv_100c.dmf.ddb/ddb_nd1-ff_reva_850mv_110c.dmf.ddb/ddb_nd1-ff_reva_850mv_125c.dmf.ddb/ddb_nd1-ff_reva_850mv_n40c.dmf.ddb/ddb_nd1-ff_reva_900mv_0c.dmf.ddb/ddb_nd1-ff_reva_900mv_100c.dmf.ddb/ddb_nd1-ff_reva_900mv_110c.dmf.ddb/ddb_nd1-ff_reva_900mv_125c.dmf.ddb/ddb_nd1-ff_reva_900mv_n40c.dmf.ddb/ddb_nd1-ff_reva_vid1_0c.dmf.ddb/ddb_nd1-ff_reva_vid1_100c.dmf.ddb/ddb_nd1-ff_reva_vid1_110c.dmf.ddb/ddb_nd1-ff_reva_vid1_125c.dmf.ddb/ddb_nd1-ff_reva_vid1_n40c.dmf.ddb/ddb_nd1-ff_revb_800mv_0c.dmf.ddb/ddb_nd1-ff_revb_800mv_100c.dmf.ddb/ddb_nd1-ff_revb_800mv_110c.dmf.ddb/ddb_nd1-ff_revb_800mv_125c.dmf.ddb/ddb_nd1-ff_revb_800mv_n40c.dmf.ddb/ddb_nd1-ff_revb_850mv_0c.dmf.ddb/ddb_nd1-ff_revb_850mv_100c.dmf.ddb/ddb_nd1-ff_revb_850mv_110c.dmf.ddb/ddb_nd1-ff_revb_850mv_125c.dmf.ddb/ddb_nd1-ff_revb_850mv_n40c.dmf.ddb/ddb_nd1-ff_revb_900mv_0c.dmf.ddb/ddb_nd1-ff_revb_900mv_100c.dmf.ddb/ddb_nd1-ff_revb_900mv_110c.dmf.ddb/ddb_nd1-ff_revb_900mv_125c.dmf.ddb/ddb_nd1-ff_revb_900mv_n40c.dmf.ddb/ddb_nd1-ff_revb_vid1_0c.dmf.ddb/ddb_nd1-ff_revb_vid1_100c.dmf.ddb/ddb_nd1-ff_revb_vid1_110c.dmf.ddb/ddb_nd1-ff_revb_vid1_125c.dmf.ddb/ddb_nd1-ff_revb_vid1_n40c.dmf.ddb/ddb_nd1-ff_reves_800mv_0c.dmf.ddb/ddb_nd1-ff_reves_800mv_100c.dmf.ddb/ddb_nd1-ff_reves_800mv_110c.dmf.ddb/ddb_nd1-ff_reves_800mv_125c.dmf.ddb/ddb_nd1-ff_reves_800mv_n40c.dmf.ddb/ddb_nd1-ff_reves_850mv_0c.dmf.ddb/ddb_nd1-ff_reves_850mv_100c.dmf.ddb/ddb_nd1-ff_reves_850mv_110c.dmf.ddb/ddb_nd1-ff_reves_850mv_125c.dmf.ddb/ddb_nd1-ff_reves_850mv_n40c.dmf.ddb/ddb_nd1-ff_reves_900mv_0c.dmf.ddb/ddb_nd1-ff_reves_900mv_100c.dmf.ddb/ddb_nd1-ff_reves_900mv_110c.dmf.ddb/ddb_nd1-ff_reves_900mv_125c.dmf.ddb/ddb_nd1-ff_reves_900mv_n40c.dmf.ddb/ddb_nd1-ff_reves_vid1_0c.dmf.ddb/ddb_nd1-ff_reves_vid1_100c.dmf.ddb/ddb_nd1-ff_reves_vid1_110c.dmf.ddb/ddb_nd1-ff_reves_vid1_125c.dmf.ddb/ddb_nd1-ff_reves_vid1_n40c.dmf.ddb/ddb_nd1-ff_revesa_800mv_0c.dmf.ddb/ddb_nd1-ff_revesa_800mv_100c.dmf.ddb/ddb_nd1-ff_revesa_800mv_110c.dmf.ddb/ddb_nd1-ff_revesa_800mv_125c.dmf.ddb/ddb_nd1-ff_revesa_800mv_n40c.dmf.ddb/ddb_nd1-ff_revesa_850mv_0c.dmf.ddb/ddb_nd1-ff_revesa_850mv_100c.dmf.ddb/ddb_nd1-ff_revesa_850mv_110c.dmf.ddb/ddb_nd1-ff_revesa_850mv_125c.dmf.ddb/ddb_nd1-ff_revesa_850mv_n40c.dmf.ddb/ddb_nd1-ff_revesa_900mv_0c.dmf.ddb/ddb_nd1-ff_revesa_900mv_100c.dmf.ddb/ddb_nd1-ff_revesa_900mv_110c.dmf.ddb/ddb_nd1-ff_revesa_900mv_125c.dmf.ddb/ddb_nd1-ff_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ff_revesa_vid1_0c.dmf.ddb/ddb_nd1-ff_revesa_vid1_100c.dmf.ddb/ddb_nd1-ff_revesa_vid1_110c.dmf.ddb/ddb_nd1-ff_revesa_vid1_125c.dmf.ddb/ddb_nd1-ff_revesa_vid1_n40c.dmf.ddb/ddb_nd1-ff_revprod_800mv_0c.dmf.ddb/ddb_nd1-ff_revprod_800mv_100c.dmf.ddb/ddb_nd1-ff_revprod_800mv_110c.dmf.ddb/ddb_nd1-ff_revprod_800mv_125c.dmf.ddb/ddb_nd1-ff_revprod_800mv_n40c.dmf.ddb/ddb_nd1-ff_revprod_850mv_0c.dmf.ddb/ddb_nd1-ff_revprod_850mv_100c.dmf.ddb/ddb_nd1-ff_revprod_850mv_110c.dmf.ddb/ddb_nd1-ff_revprod_850mv_125c.dmf.ddb/ddb_nd1-ff_revprod_850mv_n40c.dmf.ddb/ddb_nd1-ff_revprod_900mv_0c.dmf.ddb/ddb_nd1-ff_revprod_900mv_100c.dmf.ddb/ddb_nd1-ff_revprod_900mv_110c.dmf.ddb/ddb_nd1-ff_revprod_900mv_125c.dmf.ddb/ddb_nd1-ff_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ff_revprod_vid1_0c.dmf.ddb/ddb_nd1-ff_revprod_vid1_100c.dmf.ddb/ddb_nd1-ff_revprod_vid1_110c.dmf.ddb/ddb_nd1-ff_revprod_vid1_125c.dmf.ddb/ddb_nd1-ff_revprod_vid1_n40c.dmf.ddb/ddb_nd1-ffbin_reva_800mv_0c.dmf.ddb/ddb_nd1-ffbin_reva_800mv_100c.dmf.ddb/ddb_nd1-ffbin_reva_800mv_110c.dmf.ddb/ddb_nd1-ffbin_reva_800mv_125c.dmf.ddb/ddb_nd1-ffbin_reva_800mv_n40c.dmf.ddb/ddb_nd1-ffbin_reva_850mv_0c.dmf.ddb/ddb_nd1-ffbin_reva_850mv_100c.dmf.ddb/ddb_nd1-ffbin_reva_850mv_110c.dmf.ddb/ddb_nd1-ffbin_reva_850mv_125c.dmf.ddb/ddb_nd1-ffbin_reva_850mv_n40c.dmf.ddb/ddb_nd1-ffbin_reva_900mv_0c.dmf.ddb/ddb_nd1-ffbin_reva_900mv_100c.dmf.ddb/ddb_nd1-ffbin_reva_900mv_110c.dmf.ddb/ddb_nd1-ffbin_reva_900mv_125c.dmf.ddb/ddb_nd1-ffbin_reva_900mv_n40c.dmf.ddb/ddb_nd1-ffbin_reva_vid1_0c.dmf.ddb/ddb_nd1-ffbin_reva_vid1_100c.dmf.ddb/ddb_nd1-ffbin_reva_vid1_110c.dmf.ddb/ddb_nd1-ffbin_reva_vid1_125c.dmf.ddb/ddb_nd1-ffbin_reva_vid1_n40c.dmf.ddb/ddb_nd1-ffbin_revb_800mv_0c.dmf.ddb/ddb_nd1-ffbin_revb_800mv_100c.dmf.ddb/ddb_nd1-ffbin_revb_800mv_110c.dmf.ddb/ddb_nd1-ffbin_revb_800mv_125c.dmf.ddb/ddb_nd1-ffbin_revb_800mv_n40c.dmf.ddb/ddb_nd1-ffbin_revb_850mv_0c.dmf.ddb/ddb_nd1-ffbin_revb_850mv_100c.dmf.ddb/ddb_nd1-ffbin_revb_850mv_110c.dmf.ddb/ddb_nd1-ffbin_revb_850mv_125c.dmf.ddb/ddb_nd1-ffbin_revb_850mv_n40c.dmf.ddb/ddb_nd1-ffbin_revb_900mv_0c.dmf.ddb/ddb_nd1-ffbin_revb_900mv_100c.dmf.ddb/ddb_nd1-ffbin_revb_900mv_110c.dmf.ddb/ddb_nd1-ffbin_revb_900mv_125c.dmf.ddb/ddb_nd1-ffbin_revb_900mv_n40c.dmf.ddb/ddb_nd1-ffbin_revb_vid1_0c.dmf.ddb/ddb_nd1-ffbin_revb_vid1_100c.dmf.ddb/ddb_nd1-ffbin_revb_vid1_110c.dmf.ddb/ddb_nd1-ffbin_revb_vid1_125c.dmf.ddb/ddb_nd1-ffbin_revb_vid1_n40c.dmf.ddb/ddb_nd1-ffbin_reves_800mv_0c.dmf.ddb/ddb_nd1-ffbin_reves_800mv_100c.dmf.ddb/ddb_nd1-ffbin_reves_800mv_110c.dmf.ddb/ddb_nd1-ffbin_reves_800mv_125c.dmf.ddb/ddb_nd1-ffbin_reves_800mv_n40c.dmf.ddb/ddb_nd1-ffbin_reves_850mv_0c.dmf.ddb/ddb_nd1-ffbin_reves_850mv_100c.dmf.ddb/ddb_nd1-ffbin_reves_850mv_110c.dmf.ddb/ddb_nd1-ffbin_reves_850mv_125c.dmf.ddb/ddb_nd1-ffbin_reves_850mv_n40c.dmf.ddb/ddb_nd1-ffbin_reves_900mv_0c.dmf.ddb/ddb_nd1-ffbin_reves_900mv_100c.dmf.ddb/ddb_nd1-ffbin_reves_900mv_110c.dmf.ddb/ddb_nd1-ffbin_reves_900mv_125c.dmf.ddb/ddb_nd1-ffbin_reves_900mv_n40c.dmf.ddb/ddb_nd1-ffbin_reves_vid1_0c.dmf.ddb/ddb_nd1-ffbin_reves_vid1_100c.dmf.ddb/ddb_nd1-ffbin_reves_vid1_110c.dmf.ddb/ddb_nd1-ffbin_reves_vid1_125c.dmf.ddb/ddb_nd1-ffbin_reves_vid1_n40c.dmf.ddb/ddb_nd1-ffbin_revesa_800mv_0c.dmf.ddb/ddb_nd1-ffbin_revesa_800mv_100c.dmf.ddb/ddb_nd1-ffbin_revesa_800mv_110c.dmf.ddb/ddb_nd1-ffbin_revesa_800mv_125c.dmf.ddb/ddb_nd1-ffbin_revesa_800mv_n40c.dmf.ddb/ddb_nd1-ffbin_revesa_850mv_0c.dmf.ddb/ddb_nd1-ffbin_revesa_850mv_100c.dmf.ddb/ddb_nd1-ffbin_revesa_850mv_110c.dmf.ddb/ddb_nd1-ffbin_revesa_850mv_125c.dmf.ddb/ddb_nd1-ffbin_revesa_850mv_n40c.dmf.ddb/ddb_nd1-ffbin_revesa_900mv_0c.dmf.ddb/ddb_nd1-ffbin_revesa_900mv_100c.dmf.ddb/ddb_nd1-ffbin_revesa_900mv_110c.dmf.ddb/ddb_nd1-ffbin_revesa_900mv_125c.dmf.ddb/ddb_nd1-ffbin_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ffbin_revesa_vid1_0c.dmf.ddb/ddb_nd1-ffbin_revesa_vid1_100c.dmf.ddb/ddb_nd1-ffbin_revesa_vid1_110c.dmf.ddb/ddb_nd1-ffbin_revesa_vid1_125c.dmf.ddb/ddb_nd1-ffbin_revesa_vid1_n40c.dmf.ddb/ddb_nd1-ffbin_revprod_800mv_0c.dmf.ddb/ddb_nd1-ffbin_revprod_800mv_100c.dmf.ddb/ddb_nd1-ffbin_revprod_800mv_110c.dmf.ddb/ddb_nd1-ffbin_revprod_800mv_125c.dmf.ddb/ddb_nd1-ffbin_revprod_800mv_n40c.dmf.ddb/ddb_nd1-ffbin_revprod_850mv_0c.dmf.ddb/ddb_nd1-ffbin_revprod_850mv_100c.dmf.ddb/ddb_nd1-ffbin_revprod_850mv_110c.dmf.ddb/ddb_nd1-ffbin_revprod_850mv_125c.dmf.ddb/ddb_nd1-ffbin_revprod_850mv_n40c.dmf.ddb/ddb_nd1-ffbin_revprod_900mv_0c.dmf.ddb/ddb_nd1-ffbin_revprod_900mv_100c.dmf.ddb/ddb_nd1-ffbin_revprod_900mv_110c.dmf.ddb/ddb_nd1-ffbin_revprod_900mv_125c.dmf.ddb/ddb_nd1-ffbin_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ffbin_revprod_vid1_0c.dmf.ddb/ddb_nd1-ffbin_revprod_vid1_100c.dmf.ddb/ddb_nd1-ffbin_revprod_vid1_110c.dmf.ddb/ddb_nd1-ffbin_revprod_vid1_125c.dmf.ddb/ddb_nd1-ffbin_revprod_vid1_n40c.dmf.ddb/ddb_nd1-ffscaled_reva_800mv_0c.dmf.ddb/ddb_nd1-ffscaled_reva_800mv_100c.dmf.ddb/ddb_nd1-ffscaled_reva_800mv_110c.dmf.ddb/ddb_nd1-ffscaled_reva_800mv_125c.dmf.ddb/ddb_nd1-ffscaled_reva_800mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reva_850mv_0c.dmf.ddb/ddb_nd1-ffscaled_reva_850mv_100c.dmf.ddb/ddb_nd1-ffscaled_reva_850mv_110c.dmf.ddb/ddb_nd1-ffscaled_reva_850mv_125c.dmf.ddb/ddb_nd1-ffscaled_reva_850mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reva_900mv_0c.dmf.ddb/ddb_nd1-ffscaled_reva_900mv_100c.dmf.ddb/ddb_nd1-ffscaled_reva_900mv_110c.dmf.ddb/ddb_nd1-ffscaled_reva_900mv_125c.dmf.ddb/ddb_nd1-ffscaled_reva_900mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reva_vid1_0c.dmf.ddb/ddb_nd1-ffscaled_reva_vid1_100c.dmf.ddb/ddb_nd1-ffscaled_reva_vid1_110c.dmf.ddb/ddb_nd1-ffscaled_reva_vid1_125c.dmf.ddb/ddb_nd1-ffscaled_reva_vid1_n40c.dmf.ddb/ddb_nd1-ffscaled_revb_800mv_0c.dmf.ddb/ddb_nd1-ffscaled_revb_800mv_100c.dmf.ddb/ddb_nd1-ffscaled_revb_800mv_110c.dmf.ddb/ddb_nd1-ffscaled_revb_800mv_125c.dmf.ddb/ddb_nd1-ffscaled_revb_800mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revb_850mv_0c.dmf.ddb/ddb_nd1-ffscaled_revb_850mv_100c.dmf.ddb/ddb_nd1-ffscaled_revb_850mv_110c.dmf.ddb/ddb_nd1-ffscaled_revb_850mv_125c.dmf.ddb/ddb_nd1-ffscaled_revb_850mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revb_900mv_0c.dmf.ddb/ddb_nd1-ffscaled_revb_900mv_100c.dmf.ddb/ddb_nd1-ffscaled_revb_900mv_110c.dmf.ddb/ddb_nd1-ffscaled_revb_900mv_125c.dmf.ddb/ddb_nd1-ffscaled_revb_900mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revb_vid1_0c.dmf.ddb/ddb_nd1-ffscaled_revb_vid1_100c.dmf.ddb/ddb_nd1-ffscaled_revb_vid1_110c.dmf.ddb/ddb_nd1-ffscaled_revb_vid1_125c.dmf.ddb/ddb_nd1-ffscaled_revb_vid1_n40c.dmf.ddb/ddb_nd1-ffscaled_reves_800mv_0c.dmf.ddb/ddb_nd1-ffscaled_reves_800mv_100c.dmf.ddb/ddb_nd1-ffscaled_reves_800mv_110c.dmf.ddb/ddb_nd1-ffscaled_reves_800mv_125c.dmf.ddb/ddb_nd1-ffscaled_reves_800mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reves_850mv_0c.dmf.ddb/ddb_nd1-ffscaled_reves_850mv_100c.dmf.ddb/ddb_nd1-ffscaled_reves_850mv_110c.dmf.ddb/ddb_nd1-ffscaled_reves_850mv_125c.dmf.ddb/ddb_nd1-ffscaled_reves_850mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reves_900mv_0c.dmf.ddb/ddb_nd1-ffscaled_reves_900mv_100c.dmf.ddb/ddb_nd1-ffscaled_reves_900mv_110c.dmf.ddb/ddb_nd1-ffscaled_reves_900mv_125c.dmf.ddb/ddb_nd1-ffscaled_reves_900mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reves_vid1_0c.dmf.ddb/ddb_nd1-ffscaled_reves_vid1_100c.dmf.ddb/ddb_nd1-ffscaled_reves_vid1_110c.dmf.ddb/ddb_nd1-ffscaled_reves_vid1_125c.dmf.ddb/ddb_nd1-ffscaled_reves_vid1_n40c.dmf.ddb/ddb_nd1-ffscaled_revesa_800mv_0c.dmf.ddb/ddb_nd1-ffscaled_revesa_800mv_100c.dmf.ddb/ddb_nd1-ffscaled_revesa_800mv_110c.dmf.ddb/ddb_nd1-ffscaled_revesa_800mv_125c.dmf.ddb/ddb_nd1-ffscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revesa_850mv_0c.dmf.ddb/ddb_nd1-ffscaled_revesa_850mv_100c.dmf.ddb/ddb_nd1-ffscaled_revesa_850mv_110c.dmf.ddb/ddb_nd1-ffscaled_revesa_850mv_125c.dmf.ddb/ddb_nd1-ffscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revesa_900mv_0c.dmf.ddb/ddb_nd1-ffscaled_revesa_900mv_100c.dmf.ddb/ddb_nd1-ffscaled_revesa_900mv_110c.dmf.ddb/ddb_nd1-ffscaled_revesa_900mv_125c.dmf.ddb/ddb_nd1-ffscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revesa_vid1_0c.dmf.ddb/ddb_nd1-ffscaled_revesa_vid1_100c.dmf.ddb/ddb_nd1-ffscaled_revesa_vid1_110c.dmf.ddb/ddb_nd1-ffscaled_revesa_vid1_125c.dmf.ddb/ddb_nd1-ffscaled_revesa_vid1_n40c.dmf.ddb/ddb_nd1-ffscaled_revprod_800mv_0c.dmf.ddb/ddb_nd1-ffscaled_revprod_800mv_100c.dmf.ddb/ddb_nd1-ffscaled_revprod_800mv_110c.dmf.ddb/ddb_nd1-ffscaled_revprod_800mv_125c.dmf.ddb/ddb_nd1-ffscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revprod_850mv_0c.dmf.ddb/ddb_nd1-ffscaled_revprod_850mv_100c.dmf.ddb/ddb_nd1-ffscaled_revprod_850mv_110c.dmf.ddb/ddb_nd1-ffscaled_revprod_850mv_125c.dmf.ddb/ddb_nd1-ffscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revprod_900mv_0c.dmf.ddb/ddb_nd1-ffscaled_revprod_900mv_100c.dmf.ddb/ddb_nd1-ffscaled_revprod_900mv_110c.dmf.ddb/ddb_nd1-ffscaled_revprod_900mv_125c.dmf.ddb/ddb_nd1-ffscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revprod_vid1_0c.dmf.ddb/ddb_nd1-ffscaled_revprod_vid1_100c.dmf.ddb/ddb_nd1-ffscaled_revprod_vid1_110c.dmf.ddb/ddb_nd1-ffscaled_revprod_vid1_125c.dmf.ddb/ddb_nd1-ffscaled_revprod_vid1_n40c.dmf.ddb/ddb_nd1-ii_reva_900mv_0c.dmf.ddb/ddb_nd1-ii_reva_900mv_100c.dmf.ddb/ddb_nd1-ii_reva_900mv_110c.dmf.ddb/ddb_nd1-ii_reva_900mv_125c.dmf.ddb/ddb_nd1-ii_reva_900mv_n40c.dmf.ddb/ddb_nd1-ii_revb_900mv_0c.dmf.ddb/ddb_nd1-ii_revb_900mv_100c.dmf.ddb/ddb_nd1-ii_revb_900mv_110c.dmf.ddb/ddb_nd1-ii_revb_900mv_125c.dmf.ddb/ddb_nd1-ii_revb_900mv_n40c.dmf.ddb/ddb_nd1-ii_reves_900mv_0c.dmf.ddb/ddb_nd1-ii_reves_900mv_100c.dmf.ddb/ddb_nd1-ii_reves_900mv_110c.dmf.ddb/ddb_nd1-ii_reves_900mv_125c.dmf.ddb/ddb_nd1-ii_reves_900mv_n40c.dmf.ddb/ddb_nd1-ii_revesa_900mv_0c.dmf.ddb/ddb_nd1-ii_revesa_900mv_100c.dmf.ddb/ddb_nd1-ii_revesa_900mv_110c.dmf.ddb/ddb_nd1-ii_revesa_900mv_125c.dmf.ddb/ddb_nd1-ii_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ii_revprod_900mv_0c.dmf.ddb/ddb_nd1-ii_revprod_900mv_100c.dmf.ddb/ddb_nd1-ii_revprod_900mv_110c.dmf.ddb/ddb_nd1-ii_revprod_900mv_125c.dmf.ddb/ddb_nd1-ii_revprod_900mv_n40c.dmf.ddb/ddb_nd1-iibin_reva_900mv_0c.dmf.ddb/ddb_nd1-iibin_reva_900mv_100c.dmf.ddb/ddb_nd1-iibin_reva_900mv_110c.dmf.ddb/ddb_nd1-iibin_reva_900mv_125c.dmf.ddb/ddb_nd1-iibin_reva_900mv_n40c.dmf.ddb/ddb_nd1-iibin_revb_900mv_0c.dmf.ddb/ddb_nd1-iibin_revb_900mv_100c.dmf.ddb/ddb_nd1-iibin_revb_900mv_110c.dmf.ddb/ddb_nd1-iibin_revb_900mv_125c.dmf.ddb/ddb_nd1-iibin_revb_900mv_n40c.dmf.ddb/ddb_nd1-iibin_reves_900mv_0c.dmf.ddb/ddb_nd1-iibin_reves_900mv_100c.dmf.ddb/ddb_nd1-iibin_reves_900mv_110c.dmf.ddb/ddb_nd1-iibin_reves_900mv_125c.dmf.ddb/ddb_nd1-iibin_reves_900mv_n40c.dmf.ddb/ddb_nd1-iibin_revesa_900mv_0c.dmf.ddb/ddb_nd1-iibin_revesa_900mv_100c.dmf.ddb/ddb_nd1-iibin_revesa_900mv_110c.dmf.ddb/ddb_nd1-iibin_revesa_900mv_125c.dmf.ddb/ddb_nd1-iibin_revesa_900mv_n40c.dmf.ddb/ddb_nd1-iibin_revprod_900mv_0c.dmf.ddb/ddb_nd1-iibin_revprod_900mv_100c.dmf.ddb/ddb_nd1-iibin_revprod_900mv_110c.dmf.ddb/ddb_nd1-iibin_revprod_900mv_125c.dmf.ddb/ddb_nd1-iibin_revprod_900mv_n40c.dmf.ddb/ddb_nd1-iiscaled_reva_900mv_0c.dmf.ddb/ddb_nd1-iiscaled_reva_900mv_100c.dmf.ddb/ddb_nd1-iiscaled_reva_900mv_110c.dmf.ddb/ddb_nd1-iiscaled_reva_900mv_125c.dmf.ddb/ddb_nd1-iiscaled_reva_900mv_n40c.dmf.ddb/ddb_nd1-iiscaled_revb_900mv_0c.dmf.ddb/ddb_nd1-iiscaled_revb_900mv_100c.dmf.ddb/ddb_nd1-iiscaled_revb_900mv_110c.dmf.ddb/ddb_nd1-iiscaled_revb_900mv_125c.dmf.ddb/ddb_nd1-iiscaled_revb_900mv_n40c.dmf.ddb/ddb_nd1-iiscaled_reves_900mv_0c.dmf.ddb/ddb_nd1-iiscaled_reves_900mv_100c.dmf.ddb/ddb_nd1-iiscaled_reves_900mv_110c.dmf.ddb/ddb_nd1-iiscaled_reves_900mv_125c.dmf.ddb/ddb_nd1-iiscaled_reves_900mv_n40c.dmf.ddb/ddb_nd1-iiscaled_revesa_900mv_0c.dmf.ddb/ddb_nd1-iiscaled_revesa_900mv_100c.dmf.ddb/ddb_nd1-iiscaled_revesa_900mv_110c.dmf.ddb/ddb_nd1-iiscaled_revesa_900mv_125c.dmf.ddb/ddb_nd1-iiscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd1-iiscaled_revprod_900mv_0c.dmf.ddb/ddb_nd1-iiscaled_revprod_900mv_100c.dmf.ddb/ddb_nd1-iiscaled_revprod_900mv_110c.dmf.ddb/ddb_nd1-iiscaled_revprod_900mv_125c.dmf.ddb/ddb_nd1-iiscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd1-m_reva_850mv_0c.dmf.ddb/ddb_nd1-m_reva_850mv_100c.dmf.ddb/ddb_nd1-m_reva_850mv_110c.dmf.ddb/ddb_nd1-m_reva_850mv_125c.dmf.ddb/ddb_nd1-m_reva_850mv_n40c.dmf.ddb/ddb_nd1-m_reva_900mv_0c.dmf.ddb/ddb_nd1-m_reva_900mv_0c_fdi.ddb/ddb_nd1-m_reva_900mv_100c.dmf.ddb/ddb_nd1-m_reva_900mv_100c_fdi.ddb/ddb_nd1-m_reva_900mv_110c.dmf.ddb/ddb_nd1-m_reva_900mv_125c.dmf.ddb/ddb_nd1-m_reva_900mv_n40c.dmf.ddb/ddb_nd1-m_reva_900mv_n40c_fdi.ddb/ddb_nd1-m_revb_850mv_0c.dmf.ddb/ddb_nd1-m_revb_850mv_100c.dmf.ddb/ddb_nd1-m_revb_850mv_110c.dmf.ddb/ddb_nd1-m_revb_850mv_125c.dmf.ddb/ddb_nd1-m_revb_850mv_n40c.dmf.ddb/ddb_nd1-m_revb_900mv_0c.dmf.ddb/ddb_nd1-m_revb_900mv_100c.dmf.ddb/ddb_nd1-m_revb_900mv_110c.dmf.ddb/ddb_nd1-m_revb_900mv_125c.dmf.ddb/ddb_nd1-m_revb_900mv_n40c.dmf.ddb/ddb_nd1-m_reves_850mv_0c.dmf.ddb/ddb_nd1-m_reves_850mv_100c.dmf.ddb/ddb_nd1-m_reves_850mv_110c.dmf.ddb/ddb_nd1-m_reves_850mv_125c.dmf.ddb/ddb_nd1-m_reves_850mv_n40c.dmf.ddb/ddb_nd1-m_reves_900mv_0c.dmf.ddb/ddb_nd1-m_reves_900mv_100c.dmf.ddb/ddb_nd1-m_reves_900mv_110c.dmf.ddb/ddb_nd1-m_reves_900mv_125c.dmf.ddb/ddb_nd1-m_reves_900mv_n40c.dmf.ddb/ddb_nd1-m_revesa_850mv_0c.dmf.ddb/ddb_nd1-m_revesa_850mv_100c.dmf.ddb/ddb_nd1-m_revesa_850mv_110c.dmf.ddb/ddb_nd1-m_revesa_850mv_125c.dmf.ddb/ddb_nd1-m_revesa_850mv_n40c.dmf.ddb/ddb_nd1-m_revesa_900mv_0c.dmf.ddb/ddb_nd1-m_revesa_900mv_100c.dmf.ddb/ddb_nd1-m_revesa_900mv_110c.dmf.ddb/ddb_nd1-m_revesa_900mv_125c.dmf.ddb/ddb_nd1-m_revesa_900mv_n40c.dmf.ddb/ddb_nd1-m_revprod_850mv_0c.dmf.ddb/ddb_nd1-m_revprod_850mv_0c_fdi.ddb/ddb_nd1-m_revprod_850mv_100c.dmf.ddb/ddb_nd1-m_revprod_850mv_100c_fdi.ddb/ddb_nd1-m_revprod_850mv_110c.dmf.ddb/ddb_nd1-m_revprod_850mv_125c.dmf.ddb/ddb_nd1-m_revprod_850mv_n40c.dmf.ddb/ddb_nd1-m_revprod_850mv_n40c_fdi.ddb/ddb_nd1-m_revprod_900mv_0c.dmf.ddb/ddb_nd1-m_revprod_900mv_0c_fdi.ddb/ddb_nd1-m_revprod_900mv_100c.dmf.ddb/ddb_nd1-m_revprod_900mv_100c_fdi.ddb/ddb_nd1-m_revprod_900mv_110c.dmf.ddb/ddb_nd1-m_revprod_900mv_125c.dmf.ddb/ddb_nd1-m_revprod_900mv_n40c.dmf.ddb/ddb_nd1-m_revprod_900mv_n40c_fdi.ddb/ddb_nd1-ss_reva_900mv_0c.dmf.ddb/ddb_nd1-ss_reva_900mv_100c.dmf.ddb/ddb_nd1-ss_reva_900mv_110c.dmf.ddb/ddb_nd1-ss_reva_900mv_125c.dmf.ddb/ddb_nd1-ss_reva_900mv_n40c.dmf.ddb/ddb_nd1-ss_revb_900mv_0c.dmf.ddb/ddb_nd1-ss_revb_900mv_100c.dmf.ddb/ddb_nd1-ss_revb_900mv_110c.dmf.ddb/ddb_nd1-ss_revb_900mv_125c.dmf.ddb/ddb_nd1-ss_revb_900mv_n40c.dmf.ddb/ddb_nd1-ss_reves_900mv_0c.dmf.ddb/ddb_nd1-ss_reves_900mv_100c.dmf.ddb/ddb_nd1-ss_reves_900mv_110c.dmf.ddb/ddb_nd1-ss_reves_900mv_125c.dmf.ddb/ddb_nd1-ss_reves_900mv_n40c.dmf.ddb/ddb_nd1-ss_revesa_900mv_0c.dmf.ddb/ddb_nd1-ss_revesa_900mv_100c.dmf.ddb/ddb_nd1-ss_revesa_900mv_110c.dmf.ddb/ddb_nd1-ss_revesa_900mv_125c.dmf.ddb/ddb_nd1-ss_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ss_revprod_900mv_0c.dmf.ddb/ddb_nd1-ss_revprod_900mv_100c.dmf.ddb/ddb_nd1-ss_revprod_900mv_110c.dmf.ddb/ddb_nd1-ss_revprod_900mv_125c.dmf.ddb/ddb_nd1-ss_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ssbin_reva_900mv_0c.dmf.ddb/ddb_nd1-ssbin_reva_900mv_100c.dmf.ddb/ddb_nd1-ssbin_reva_900mv_110c.dmf.ddb/ddb_nd1-ssbin_reva_900mv_125c.dmf.ddb/ddb_nd1-ssbin_reva_900mv_n40c.dmf.ddb/ddb_nd1-ssbin_revb_900mv_0c.dmf.ddb/ddb_nd1-ssbin_revb_900mv_100c.dmf.ddb/ddb_nd1-ssbin_revb_900mv_110c.dmf.ddb/ddb_nd1-ssbin_revb_900mv_125c.dmf.ddb/ddb_nd1-ssbin_revb_900mv_n40c.dmf.ddb/ddb_nd1-ssbin_reves_900mv_0c.dmf.ddb/ddb_nd1-ssbin_reves_900mv_100c.dmf.ddb/ddb_nd1-ssbin_reves_900mv_110c.dmf.ddb/ddb_nd1-ssbin_reves_900mv_125c.dmf.ddb/ddb_nd1-ssbin_reves_900mv_n40c.dmf.ddb/ddb_nd1-ssbin_revesa_900mv_0c.dmf.ddb/ddb_nd1-ssbin_revesa_900mv_100c.dmf.ddb/ddb_nd1-ssbin_revesa_900mv_110c.dmf.ddb/ddb_nd1-ssbin_revesa_900mv_125c.dmf.ddb/ddb_nd1-ssbin_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ssbin_revprod_900mv_0c.dmf.ddb/ddb_nd1-ssbin_revprod_900mv_100c.dmf.ddb/ddb_nd1-ssbin_revprod_900mv_110c.dmf.ddb/ddb_nd1-ssbin_revprod_900mv_125c.dmf.ddb/ddb_nd1-ssbin_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ssscaled_reva_900mv_0c.dmf.ddb/ddb_nd1-ssscaled_reva_900mv_100c.dmf.ddb/ddb_nd1-ssscaled_reva_900mv_110c.dmf.ddb/ddb_nd1-ssscaled_reva_900mv_125c.dmf.ddb/ddb_nd1-ssscaled_reva_900mv_n40c.dmf.ddb/ddb_nd1-ssscaled_revb_900mv_0c.dmf.ddb/ddb_nd1-ssscaled_revb_900mv_100c.dmf.ddb/ddb_nd1-ssscaled_revb_900mv_110c.dmf.ddb/ddb_nd1-ssscaled_revb_900mv_125c.dmf.ddb/ddb_nd1-ssscaled_revb_900mv_n40c.dmf.ddb/ddb_nd1-ssscaled_reves_900mv_0c.dmf.ddb/ddb_nd1-ssscaled_reves_900mv_100c.dmf.ddb/ddb_nd1-ssscaled_reves_900mv_110c.dmf.ddb/ddb_nd1-ssscaled_reves_900mv_125c.dmf.ddb/ddb_nd1-ssscaled_reves_900mv_n40c.dmf.ddb/ddb_nd1-ssscaled_revesa_900mv_0c.dmf.ddb/ddb_nd1-ssscaled_revesa_900mv_100c.dmf.ddb/ddb_nd1-ssscaled_revesa_900mv_110c.dmf.ddb/ddb_nd1-ssscaled_revesa_900mv_125c.dmf.ddb/ddb_nd1-ssscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ssscaled_revprod_900mv_0c.dmf.ddb/ddb_nd1-ssscaled_revprod_900mv_100c.dmf.ddb/ddb_nd1-ssscaled_revprod_900mv_110c.dmf.ddb/ddb_nd1-ssscaled_revprod_900mv_125c.dmf.ddb/ddb_nd1-ssscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd1-tt_reva_800mv_0c.dmf.ddb/ddb_nd1-tt_reva_800mv_100c.dmf.ddb/ddb_nd1-tt_reva_800mv_110c.dmf.ddb/ddb_nd1-tt_reva_800mv_125c.dmf.ddb/ddb_nd1-tt_reva_800mv_n40c.dmf.ddb/ddb_nd1-tt_reva_850mv_0c.dmf.ddb/ddb_nd1-tt_reva_850mv_100c.dmf.ddb/ddb_nd1-tt_reva_850mv_110c.dmf.ddb/ddb_nd1-tt_reva_850mv_125c.dmf.ddb/ddb_nd1-tt_reva_850mv_n40c.dmf.ddb/ddb_nd1-tt_reva_900mv_0c.dmf.ddb/ddb_nd1-tt_reva_900mv_100c.dmf.ddb/ddb_nd1-tt_reva_900mv_110c.dmf.ddb/ddb_nd1-tt_reva_900mv_125c.dmf.ddb/ddb_nd1-tt_reva_900mv_n40c.dmf.ddb/ddb_nd1-tt_reva_vid2_0c.dmf.ddb/ddb_nd1-tt_reva_vid2_100c.dmf.ddb/ddb_nd1-tt_reva_vid2_110c.dmf.ddb/ddb_nd1-tt_reva_vid2_125c.dmf.ddb/ddb_nd1-tt_reva_vid2_n40c.dmf.ddb/ddb_nd1-tt_reva_vid3a_0c.dmf.ddb/ddb_nd1-tt_reva_vid3a_100c.dmf.ddb/ddb_nd1-tt_reva_vid3a_110c.dmf.ddb/ddb_nd1-tt_reva_vid3a_125c.dmf.ddb/ddb_nd1-tt_reva_vid3a_n40c.dmf.ddb/ddb_nd1-tt_revb_800mv_0c.dmf.ddb/ddb_nd1-tt_revb_800mv_100c.dmf.ddb/ddb_nd1-tt_revb_800mv_110c.dmf.ddb/ddb_nd1-tt_revb_800mv_125c.dmf.ddb/ddb_nd1-tt_revb_800mv_n40c.dmf.ddb/ddb_nd1-tt_revb_850mv_0c.dmf.ddb/ddb_nd1-tt_revb_850mv_100c.dmf.ddb/ddb_nd1-tt_revb_850mv_110c.dmf.ddb/ddb_nd1-tt_revb_850mv_125c.dmf.ddb/ddb_nd1-tt_revb_850mv_n40c.dmf.ddb/ddb_nd1-tt_revb_900mv_0c.dmf.ddb/ddb_nd1-tt_revb_900mv_100c.dmf.ddb/ddb_nd1-tt_revb_900mv_110c.dmf.ddb/ddb_nd1-tt_revb_900mv_125c.dmf.ddb/ddb_nd1-tt_revb_900mv_n40c.dmf.ddb/ddb_nd1-tt_revb_vid2_0c.dmf.ddb/ddb_nd1-tt_revb_vid2_100c.dmf.ddb/ddb_nd1-tt_revb_vid2_110c.dmf.ddb/ddb_nd1-tt_revb_vid2_125c.dmf.ddb/ddb_nd1-tt_revb_vid2_n40c.dmf.ddb/ddb_nd1-tt_revb_vid3a_0c.dmf.ddb/ddb_nd1-tt_revb_vid3a_100c.dmf.ddb/ddb_nd1-tt_revb_vid3a_110c.dmf.ddb/ddb_nd1-tt_revb_vid3a_125c.dmf.ddb/ddb_nd1-tt_revb_vid3a_n40c.dmf.ddb/ddb_nd1-tt_reves_800mv_0c.dmf.ddb/ddb_nd1-tt_reves_800mv_100c.dmf.ddb/ddb_nd1-tt_reves_800mv_110c.dmf.ddb/ddb_nd1-tt_reves_800mv_125c.dmf.ddb/ddb_nd1-tt_reves_800mv_n40c.dmf.ddb/ddb_nd1-tt_reves_850mv_0c.dmf.ddb/ddb_nd1-tt_reves_850mv_100c.dmf.ddb/ddb_nd1-tt_reves_850mv_110c.dmf.ddb/ddb_nd1-tt_reves_850mv_125c.dmf.ddb/ddb_nd1-tt_reves_850mv_n40c.dmf.ddb/ddb_nd1-tt_reves_900mv_0c.dmf.ddb/ddb_nd1-tt_reves_900mv_100c.dmf.ddb/ddb_nd1-tt_reves_900mv_110c.dmf.ddb/ddb_nd1-tt_reves_900mv_125c.dmf.ddb/ddb_nd1-tt_reves_900mv_n40c.dmf.ddb/ddb_nd1-tt_reves_vid2_0c.dmf.ddb/ddb_nd1-tt_reves_vid2_100c.dmf.ddb/ddb_nd1-tt_reves_vid2_110c.dmf.ddb/ddb_nd1-tt_reves_vid2_125c.dmf.ddb/ddb_nd1-tt_reves_vid2_n40c.dmf.ddb/ddb_nd1-tt_reves_vid3a_0c.dmf.ddb/ddb_nd1-tt_reves_vid3a_100c.dmf.ddb/ddb_nd1-tt_reves_vid3a_110c.dmf.ddb/ddb_nd1-tt_reves_vid3a_125c.dmf.ddb/ddb_nd1-tt_reves_vid3a_n40c.dmf.ddb/ddb_nd1-tt_revesa_800mv_0c.dmf.ddb/ddb_nd1-tt_revesa_800mv_100c.dmf.ddb/ddb_nd1-tt_revesa_800mv_110c.dmf.ddb/ddb_nd1-tt_revesa_800mv_125c.dmf.ddb/ddb_nd1-tt_revesa_800mv_n40c.dmf.ddb/ddb_nd1-tt_revesa_850mv_0c.dmf.ddb/ddb_nd1-tt_revesa_850mv_100c.dmf.ddb/ddb_nd1-tt_revesa_850mv_110c.dmf.ddb/ddb_nd1-tt_revesa_850mv_125c.dmf.ddb/ddb_nd1-tt_revesa_850mv_n40c.dmf.ddb/ddb_nd1-tt_revesa_900mv_0c.dmf.ddb/ddb_nd1-tt_revesa_900mv_100c.dmf.ddb/ddb_nd1-tt_revesa_900mv_110c.dmf.ddb/ddb_nd1-tt_revesa_900mv_125c.dmf.ddb/ddb_nd1-tt_revesa_900mv_n40c.dmf.ddb/ddb_nd1-tt_revesa_vid2_0c.dmf.ddb/ddb_nd1-tt_revesa_vid2_100c.dmf.ddb/ddb_nd1-tt_revesa_vid2_110c.dmf.ddb/ddb_nd1-tt_revesa_vid2_125c.dmf.ddb/ddb_nd1-tt_revesa_vid2_n40c.dmf.ddb/ddb_nd1-tt_revesa_vid3a_0c.dmf.ddb/ddb_nd1-tt_revesa_vid3a_100c.dmf.ddb/ddb_nd1-tt_revesa_vid3a_110c.dmf.ddb/ddb_nd1-tt_revesa_vid3a_125c.dmf.ddb/ddb_nd1-tt_revesa_vid3a_n40c.dmf.ddb/ddb_nd1-tt_revprod_800mv_0c.dmf.ddb/ddb_nd1-tt_revprod_800mv_100c.dmf.ddb/ddb_nd1-tt_revprod_800mv_110c.dmf.ddb/ddb_nd1-tt_revprod_800mv_125c.dmf.ddb/ddb_nd1-tt_revprod_800mv_n40c.dmf.ddb/ddb_nd1-tt_revprod_850mv_0c.dmf.ddb/ddb_nd1-tt_revprod_850mv_100c.dmf.ddb/ddb_nd1-tt_revprod_850mv_110c.dmf.ddb/ddb_nd1-tt_revprod_850mv_125c.dmf.ddb/ddb_nd1-tt_revprod_850mv_n40c.dmf.ddb/ddb_nd1-tt_revprod_900mv_0c.dmf.ddb/ddb_nd1-tt_revprod_900mv_100c.dmf.ddb/ddb_nd1-tt_revprod_900mv_110c.dmf.ddb/ddb_nd1-tt_revprod_900mv_125c.dmf.ddb/ddb_nd1-tt_revprod_900mv_n40c.dmf.ddb/ddb_nd1-tt_revprod_vid2_0c.dmf.ddb/ddb_nd1-tt_revprod_vid2_100c.dmf.ddb/ddb_nd1-tt_revprod_vid2_110c.dmf.ddb/ddb_nd1-tt_revprod_vid2_125c.dmf.ddb/ddb_nd1-tt_revprod_vid2_n40c.dmf.ddb/ddb_nd1-tt_revprod_vid3a_0c.dmf.ddb/ddb_nd1-tt_revprod_vid3a_100c.dmf.ddb/ddb_nd1-tt_revprod_vid3a_110c.dmf.ddb/ddb_nd1-tt_revprod_vid3a_125c.dmf.ddb/ddb_nd1-tt_revprod_vid3a_n40c.dmf.ddb/ddb_nd1-ttbin_reva_800mv_0c.dmf.ddb/ddb_nd1-ttbin_reva_800mv_100c.dmf.ddb/ddb_nd1-ttbin_reva_800mv_110c.dmf.ddb/ddb_nd1-ttbin_reva_800mv_125c.dmf.ddb/ddb_nd1-ttbin_reva_800mv_n40c.dmf.ddb/ddb_nd1-ttbin_reva_850mv_0c.dmf.ddb/ddb_nd1-ttbin_reva_850mv_100c.dmf.ddb/ddb_nd1-ttbin_reva_850mv_110c.dmf.ddb/ddb_nd1-ttbin_reva_850mv_125c.dmf.ddb/ddb_nd1-ttbin_reva_850mv_n40c.dmf.ddb/ddb_nd1-ttbin_reva_900mv_0c.dmf.ddb/ddb_nd1-ttbin_reva_900mv_100c.dmf.ddb/ddb_nd1-ttbin_reva_900mv_110c.dmf.ddb/ddb_nd1-ttbin_reva_900mv_125c.dmf.ddb/ddb_nd1-ttbin_reva_900mv_n40c.dmf.ddb/ddb_nd1-ttbin_reva_vid2_0c.dmf.ddb/ddb_nd1-ttbin_reva_vid2_100c.dmf.ddb/ddb_nd1-ttbin_reva_vid2_110c.dmf.ddb/ddb_nd1-ttbin_reva_vid2_125c.dmf.ddb/ddb_nd1-ttbin_reva_vid2_n40c.dmf.ddb/ddb_nd1-ttbin_reva_vid3a_0c.dmf.ddb/ddb_nd1-ttbin_reva_vid3a_100c.dmf.ddb/ddb_nd1-ttbin_reva_vid3a_110c.dmf.ddb/ddb_nd1-ttbin_reva_vid3a_125c.dmf.ddb/ddb_nd1-ttbin_reva_vid3a_n40c.dmf.ddb/ddb_nd1-ttbin_revb_800mv_0c.dmf.ddb/ddb_nd1-ttbin_revb_800mv_100c.dmf.ddb/ddb_nd1-ttbin_revb_800mv_110c.dmf.ddb/ddb_nd1-ttbin_revb_800mv_125c.dmf.ddb/ddb_nd1-ttbin_revb_800mv_n40c.dmf.ddb/ddb_nd1-ttbin_revb_850mv_0c.dmf.ddb/ddb_nd1-ttbin_revb_850mv_100c.dmf.ddb/ddb_nd1-ttbin_revb_850mv_110c.dmf.ddb/ddb_nd1-ttbin_revb_850mv_125c.dmf.ddb/ddb_nd1-ttbin_revb_850mv_n40c.dmf.ddb/ddb_nd1-ttbin_revb_900mv_0c.dmf.ddb/ddb_nd1-ttbin_revb_900mv_100c.dmf.ddb/ddb_nd1-ttbin_revb_900mv_110c.dmf.ddb/ddb_nd1-ttbin_revb_900mv_125c.dmf.ddb/ddb_nd1-ttbin_revb_900mv_n40c.dmf.ddb/ddb_nd1-ttbin_revb_vid2_0c.dmf.ddb/ddb_nd1-ttbin_revb_vid2_100c.dmf.ddb/ddb_nd1-ttbin_revb_vid2_110c.dmf.ddb/ddb_nd1-ttbin_revb_vid2_125c.dmf.ddb/ddb_nd1-ttbin_revb_vid2_n40c.dmf.ddb/ddb_nd1-ttbin_revb_vid3a_0c.dmf.ddb/ddb_nd1-ttbin_revb_vid3a_100c.dmf.ddb/ddb_nd1-ttbin_revb_vid3a_110c.dmf.ddb/ddb_nd1-ttbin_revb_vid3a_125c.dmf.ddb/ddb_nd1-ttbin_revb_vid3a_n40c.dmf.ddb/ddb_nd1-ttbin_reves_800mv_0c.dmf.ddb/ddb_nd1-ttbin_reves_800mv_100c.dmf.ddb/ddb_nd1-ttbin_reves_800mv_110c.dmf.ddb/ddb_nd1-ttbin_reves_800mv_125c.dmf.ddb/ddb_nd1-ttbin_reves_800mv_n40c.dmf.ddb/ddb_nd1-ttbin_reves_850mv_0c.dmf.ddb/ddb_nd1-ttbin_reves_850mv_100c.dmf.ddb/ddb_nd1-ttbin_reves_850mv_110c.dmf.ddb/ddb_nd1-ttbin_reves_850mv_125c.dmf.ddb/ddb_nd1-ttbin_reves_850mv_n40c.dmf.ddb/ddb_nd1-ttbin_reves_900mv_0c.dmf.ddb/ddb_nd1-ttbin_reves_900mv_100c.dmf.ddb/ddb_nd1-ttbin_reves_900mv_110c.dmf.ddb/ddb_nd1-ttbin_reves_900mv_125c.dmf.ddb/ddb_nd1-ttbin_reves_900mv_n40c.dmf.ddb/ddb_nd1-ttbin_reves_vid2_0c.dmf.ddb/ddb_nd1-ttbin_reves_vid2_100c.dmf.ddb/ddb_nd1-ttbin_reves_vid2_110c.dmf.ddb/ddb_nd1-ttbin_reves_vid2_125c.dmf.ddb/ddb_nd1-ttbin_reves_vid2_n40c.dmf.ddb/ddb_nd1-ttbin_reves_vid3a_0c.dmf.ddb/ddb_nd1-ttbin_reves_vid3a_100c.dmf.ddb/ddb_nd1-ttbin_reves_vid3a_110c.dmf.ddb/ddb_nd1-ttbin_reves_vid3a_125c.dmf.ddb/ddb_nd1-ttbin_reves_vid3a_n40c.dmf.ddb/ddb_nd1-ttbin_revesa_800mv_0c.dmf.ddb/ddb_nd1-ttbin_revesa_800mv_100c.dmf.ddb/ddb_nd1-ttbin_revesa_800mv_110c.dmf.ddb/ddb_nd1-ttbin_revesa_800mv_125c.dmf.ddb/ddb_nd1-ttbin_revesa_800mv_n40c.dmf.ddb/ddb_nd1-ttbin_revesa_850mv_0c.dmf.ddb/ddb_nd1-ttbin_revesa_850mv_100c.dmf.ddb/ddb_nd1-ttbin_revesa_850mv_110c.dmf.ddb/ddb_nd1-ttbin_revesa_850mv_125c.dmf.ddb/ddb_nd1-ttbin_revesa_850mv_n40c.dmf.ddb/ddb_nd1-ttbin_revesa_900mv_0c.dmf.ddb/ddb_nd1-ttbin_revesa_900mv_100c.dmf.ddb/ddb_nd1-ttbin_revesa_900mv_110c.dmf.ddb/ddb_nd1-ttbin_revesa_900mv_125c.dmf.ddb/ddb_nd1-ttbin_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ttbin_revesa_vid2_0c.dmf.ddb/ddb_nd1-ttbin_revesa_vid2_100c.dmf.ddb/ddb_nd1-ttbin_revesa_vid2_110c.dmf.ddb/ddb_nd1-ttbin_revesa_vid2_125c.dmf.ddb/ddb_nd1-ttbin_revesa_vid2_n40c.dmf.ddb/ddb_nd1-ttbin_revesa_vid3a_0c.dmf.ddb/ddb_nd1-ttbin_revesa_vid3a_100c.dmf.ddb/ddb_nd1-ttbin_revesa_vid3a_110c.dmf.ddb/ddb_nd1-ttbin_revesa_vid3a_125c.dmf.ddb/ddb_nd1-ttbin_revesa_vid3a_n40c.dmf.ddb/ddb_nd1-ttbin_revprod_800mv_0c.dmf.ddb/ddb_nd1-ttbin_revprod_800mv_100c.dmf.ddb/ddb_nd1-ttbin_revprod_800mv_110c.dmf.ddb/ddb_nd1-ttbin_revprod_800mv_125c.dmf.ddb/ddb_nd1-ttbin_revprod_800mv_n40c.dmf.ddb/ddb_nd1-ttbin_revprod_850mv_0c.dmf.ddb/ddb_nd1-ttbin_revprod_850mv_100c.dmf.ddb/ddb_nd1-ttbin_revprod_850mv_110c.dmf.ddb/ddb_nd1-ttbin_revprod_850mv_125c.dmf.ddb/ddb_nd1-ttbin_revprod_850mv_n40c.dmf.ddb/ddb_nd1-ttbin_revprod_900mv_0c.dmf.ddb/ddb_nd1-ttbin_revprod_900mv_100c.dmf.ddb/ddb_nd1-ttbin_revprod_900mv_110c.dmf.ddb/ddb_nd1-ttbin_revprod_900mv_125c.dmf.ddb/ddb_nd1-ttbin_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ttbin_revprod_vid2_0c.dmf.ddb/ddb_nd1-ttbin_revprod_vid2_100c.dmf.ddb/ddb_nd1-ttbin_revprod_vid2_110c.dmf.ddb/ddb_nd1-ttbin_revprod_vid2_125c.dmf.ddb/ddb_nd1-ttbin_revprod_vid2_n40c.dmf.ddb/ddb_nd1-ttbin_revprod_vid3a_0c.dmf.ddb/ddb_nd1-ttbin_revprod_vid3a_100c.dmf.ddb/ddb_nd1-ttbin_revprod_vid3a_110c.dmf.ddb/ddb_nd1-ttbin_revprod_vid3a_125c.dmf.ddb/ddb_nd1-ttbin_revprod_vid3a_n40c.dmf.ddb/ddb_nd1-ttscaled_reva_800mv_0c.dmf.ddb/ddb_nd1-ttscaled_reva_800mv_100c.dmf.ddb/ddb_nd1-ttscaled_reva_800mv_110c.dmf.ddb/ddb_nd1-ttscaled_reva_800mv_125c.dmf.ddb/ddb_nd1-ttscaled_reva_800mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reva_850mv_0c.dmf.ddb/ddb_nd1-ttscaled_reva_850mv_100c.dmf.ddb/ddb_nd1-ttscaled_reva_850mv_110c.dmf.ddb/ddb_nd1-ttscaled_reva_850mv_125c.dmf.ddb/ddb_nd1-ttscaled_reva_850mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reva_900mv_0c.dmf.ddb/ddb_nd1-ttscaled_reva_900mv_100c.dmf.ddb/ddb_nd1-ttscaled_reva_900mv_110c.dmf.ddb/ddb_nd1-ttscaled_reva_900mv_125c.dmf.ddb/ddb_nd1-ttscaled_reva_900mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reva_vid2_0c.dmf.ddb/ddb_nd1-ttscaled_reva_vid2_100c.dmf.ddb/ddb_nd1-ttscaled_reva_vid2_110c.dmf.ddb/ddb_nd1-ttscaled_reva_vid2_125c.dmf.ddb/ddb_nd1-ttscaled_reva_vid2_n40c.dmf.ddb/ddb_nd1-ttscaled_reva_vid3a_0c.dmf.ddb/ddb_nd1-ttscaled_reva_vid3a_100c.dmf.ddb/ddb_nd1-ttscaled_reva_vid3a_110c.dmf.ddb/ddb_nd1-ttscaled_reva_vid3a_125c.dmf.ddb/ddb_nd1-ttscaled_reva_vid3a_n40c.dmf.ddb/ddb_nd1-ttscaled_revb_800mv_0c.dmf.ddb/ddb_nd1-ttscaled_revb_800mv_100c.dmf.ddb/ddb_nd1-ttscaled_revb_800mv_110c.dmf.ddb/ddb_nd1-ttscaled_revb_800mv_125c.dmf.ddb/ddb_nd1-ttscaled_revb_800mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revb_850mv_0c.dmf.ddb/ddb_nd1-ttscaled_revb_850mv_100c.dmf.ddb/ddb_nd1-ttscaled_revb_850mv_110c.dmf.ddb/ddb_nd1-ttscaled_revb_850mv_125c.dmf.ddb/ddb_nd1-ttscaled_revb_850mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revb_900mv_0c.dmf.ddb/ddb_nd1-ttscaled_revb_900mv_100c.dmf.ddb/ddb_nd1-ttscaled_revb_900mv_110c.dmf.ddb/ddb_nd1-ttscaled_revb_900mv_125c.dmf.ddb/ddb_nd1-ttscaled_revb_900mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revb_vid2_0c.dmf.ddb/ddb_nd1-ttscaled_revb_vid2_100c.dmf.ddb/ddb_nd1-ttscaled_revb_vid2_110c.dmf.ddb/ddb_nd1-ttscaled_revb_vid2_125c.dmf.ddb/ddb_nd1-ttscaled_revb_vid2_n40c.dmf.ddb/ddb_nd1-ttscaled_revb_vid3a_0c.dmf.ddb/ddb_nd1-ttscaled_revb_vid3a_100c.dmf.ddb/ddb_nd1-ttscaled_revb_vid3a_110c.dmf.ddb/ddb_nd1-ttscaled_revb_vid3a_125c.dmf.ddb/ddb_nd1-ttscaled_revb_vid3a_n40c.dmf.ddb/ddb_nd1-ttscaled_reves_800mv_0c.dmf.ddb/ddb_nd1-ttscaled_reves_800mv_100c.dmf.ddb/ddb_nd1-ttscaled_reves_800mv_110c.dmf.ddb/ddb_nd1-ttscaled_reves_800mv_125c.dmf.ddb/ddb_nd1-ttscaled_reves_800mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reves_850mv_0c.dmf.ddb/ddb_nd1-ttscaled_reves_850mv_100c.dmf.ddb/ddb_nd1-ttscaled_reves_850mv_110c.dmf.ddb/ddb_nd1-ttscaled_reves_850mv_125c.dmf.ddb/ddb_nd1-ttscaled_reves_850mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reves_900mv_0c.dmf.ddb/ddb_nd1-ttscaled_reves_900mv_100c.dmf.ddb/ddb_nd1-ttscaled_reves_900mv_110c.dmf.ddb/ddb_nd1-ttscaled_reves_900mv_125c.dmf.ddb/ddb_nd1-ttscaled_reves_900mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reves_vid2_0c.dmf.ddb/ddb_nd1-ttscaled_reves_vid2_100c.dmf.ddb/ddb_nd1-ttscaled_reves_vid2_110c.dmf.ddb/ddb_nd1-ttscaled_reves_vid2_125c.dmf.ddb/ddb_nd1-ttscaled_reves_vid2_n40c.dmf.ddb/ddb_nd1-ttscaled_reves_vid3a_0c.dmf.ddb/ddb_nd1-ttscaled_reves_vid3a_100c.dmf.ddb/ddb_nd1-ttscaled_reves_vid3a_110c.dmf.ddb/ddb_nd1-ttscaled_reves_vid3a_125c.dmf.ddb/ddb_nd1-ttscaled_reves_vid3a_n40c.dmf.ddb/ddb_nd1-ttscaled_revesa_800mv_0c.dmf.ddb/ddb_nd1-ttscaled_revesa_800mv_100c.dmf.ddb/ddb_nd1-ttscaled_revesa_800mv_110c.dmf.ddb/ddb_nd1-ttscaled_revesa_800mv_125c.dmf.ddb/ddb_nd1-ttscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revesa_850mv_0c.dmf.ddb/ddb_nd1-ttscaled_revesa_850mv_100c.dmf.ddb/ddb_nd1-ttscaled_revesa_850mv_110c.dmf.ddb/ddb_nd1-ttscaled_revesa_850mv_125c.dmf.ddb/ddb_nd1-ttscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revesa_900mv_0c.dmf.ddb/ddb_nd1-ttscaled_revesa_900mv_100c.dmf.ddb/ddb_nd1-ttscaled_revesa_900mv_110c.dmf.ddb/ddb_nd1-ttscaled_revesa_900mv_125c.dmf.ddb/ddb_nd1-ttscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid2_0c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid2_100c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid2_110c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid2_125c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid2_n40c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid3a_0c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid3a_100c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid3a_110c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid3a_125c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid3a_n40c.dmf.ddb/ddb_nd1-ttscaled_revprod_800mv_0c.dmf.ddb/ddb_nd1-ttscaled_revprod_800mv_100c.dmf.ddb/ddb_nd1-ttscaled_revprod_800mv_110c.dmf.ddb/ddb_nd1-ttscaled_revprod_800mv_125c.dmf.ddb/ddb_nd1-ttscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revprod_850mv_0c.dmf.ddb/ddb_nd1-ttscaled_revprod_850mv_100c.dmf.ddb/ddb_nd1-ttscaled_revprod_850mv_110c.dmf.ddb/ddb_nd1-ttscaled_revprod_850mv_125c.dmf.ddb/ddb_nd1-ttscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revprod_900mv_0c.dmf.ddb/ddb_nd1-ttscaled_revprod_900mv_100c.dmf.ddb/ddb_nd1-ttscaled_revprod_900mv_110c.dmf.ddb/ddb_nd1-ttscaled_revprod_900mv_125c.dmf.ddb/ddb_nd1-ttscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid2_0c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid2_100c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid2_110c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid2_125c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid2_n40c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid3a_0c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid3a_100c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid3a_110c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid3a_125c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid3a_n40c.dmf.ddb/ddb_nd1.translate.pb/ddb_nd1_ares.ddb/ddb_nd1_asmm.ddb/ddb_nd1_bcm_asm_data.ddb/ddb_nd1_bcm_device.ddb/ddb_nd1_bcm_floorplan.ddb/ddb_nd1_bcm_powerdown.ddb/ddb_nd1_clock_util.bdb/ddb_nd1_constra.ddb/ddb_nd1_constra_ttk.ddb/ddb_nd1_crosstalk_uisf_crosstalk.ddb/ddb_nd1_die_comb.ddb/ddb_nd1_dspf_route_info_manager_default.ddb/ddb_nd1_dspf_route_info_manager_nadder_clkredct.ddb/ddb_nd1_dspf_route_info_manager_nadder_clocks.ddb/ddb_nd1_dspf_route_info_manager_nadder_crete.ddb/ddb_nd1_dspf_route_info_manager_nadder_lab_dsp_carry_chain.ddb/ddb_nd1_dspf_route_info_manager_nadder_red_tax.ddb/ddb_nd1_dspf_route_info_manager_nadder_redundancy.ddb/ddb_nd1_dspf_route_info_manager_nadder_redundancy_print.ddb/ddb_nd1_dspf_route_info_manager_nadder_ufict.ddb/ddb_nd1_dspf_routing_models_common.mdb/ddb_nd1_dspf_routing_models_prcf.mdb/ddb_nd1_dspf_routing_models_prcs.mdb/ddb_nd1_dspf_routing_models_tttt.mdb/ddb_nd1_ehip_gui_pad_info.json/ddb_nd1_gid_database.ddb/ddb_nd1_gui_pad_info.json/ddb_nd1_h_gx_eccn_hdr.ddb/ddb_nd1_h_gx_eccn_pad.ddb/ddb_nd1_h_gx_eccnfbga1152_pkg.ddb/ddb_nd1_h_gx_ehip_gui_pad_info.json/ddb_nd1_h_gx_gui_pad_info.json/ddb_nd1_h_gx_hdr.ddb/ddb_nd1_h_gx_pad.ddb/ddb_nd1_h_gxfbga1152_pkg.ddb/ddb_nd1_h_pad.ddb/ddb_nd1_h_sx_hdr.ddb/ddb_nd1_h_sx_pad.ddb/ddb_nd1_h_sxfbga1152_pkg.ddb/ddb_nd1_hdr.ddb/ddb_nd1_info_counts.ddb/ddb_nd1_pad.ddb/ddb_nd1_place.ddb/ddb_nd1_routing.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ff_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ff_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ff_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ff_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredct_common.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clocks_common.ddb/ddb_nd1_timing_routing_delays_physrep_delays_crete_common.ddb/ddb_nd1_timing_routing_delays_physrep_delays_default_common.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ff_hold_125_bin2s_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ff_hold_m40_bin2s_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ff_m40.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ff_spd_0_bin1_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ff_spd_100_bin1_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_lab_dsp_carry_chain_common.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ff_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ff_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_red_tax.ddb/ddb_nd1_timing_routing_delays_physrep_delays_red_tax_common.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redundancy_common.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ss_m40.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ss_spd_0_bin2v_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ss_spd_0_bin3v_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ss_spd_100_bin2v_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ss_spd_100_bin3v_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tblp.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_0_bin1_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_100_bin1_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_100_bin2s_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_100_bin3ll_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_m40_bin2s_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_m40_bin3ll_unscaled.ddb/ddb_nd1_timing_scalings.ddb/ddb_nd1fbga1152_pkg.ddb/ddb_prsec_ctn.ddb/ddb_u2b2_generic_hipi_util_sql.db/ddb_u2b2_generic_lab_utils_sql.db/msf_meta.pb/nd1_fbga_1152__uidb.json/nd1_h_gx_eccn_fbga_1152__uidb.json/nd1_h_gx_fbga_1152__uidb.json/nd1_h_sx_fbga_1152__uidb.json/pmsf_meta.pb/smh_meta.pb/sof_meta.pb

filetypes:
  dfffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filetypes: dfffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/hsls10/s10

filenames:
  aldec/alt_e100s10_lut6.v/alt_e100s10_mlab.sv/alt_e100s10_mux2_t2_w264_s1.v/alt_e100s10_mx5t1.v/alt_e100s10_mx5t1w.v/cadence/mentor/synopsys


filenames: altera_pcie_s10_rxm.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/altera_pcie_s10_rxm


filenames: aldec/alt_vip_video_input_bridge_cmd_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd


filenames: ed_sim
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/simulation


filenames: altera_oct_driver.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_oct/altera_oct_driver/mentor


filenames: parameter.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/hwtesting/system_console/test_parameter


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/synopsys


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/aldec/altera_rapidio2_native_phy_ip/native_phy_cyclonev/native_phy_1x


filenames: altera_tristate_conduit_pin_sharer_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/merlin/altera_tristate_conduit_pin_sharer


filenames: alt_vip_vfb_linebuf_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_linebuf_ctrl/mentor/src_hdl


filenames: altera_avalon_dma_regs.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_avalon_dma/inc


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/hsls10/common/synopsys

filenames:
  alt_e100s10_add4t1.v/alt_e100s10_addc2h0t1.v/alt_e100s10_adder.v/alt_e100s10_alignmon2560e8.v/alt_e100s10_alignmon81920e8.v/alt_e100s10_altera_std_synchronizer_nocut.v/alt_e100s10_and11t2.v/alt_e100s10_and20t2.v/alt_e100s10_and2t0.v/alt_e100s10_and2t1.v/alt_e100s10_and3t0.v/alt_e100s10_and3t1.v/alt_e100s10_and4t0.v/alt_e100s10_and4t1.v/alt_e100s10_and5t0.v/alt_e100s10_and5t1.v/alt_e100s10_and6t0.v/alt_e100s10_and6t1.v/alt_e100s10_and8t2.v/alt_e100s10_avalon_mm_read_combine.v/alt_e100s10_bxor2w4t1.v/alt_e100s10_cnt10ic.v/alt_e100s10_cnt2.v/alt_e100s10_cnt4cd.v/alt_e100s10_cnt4i.v/alt_e100s10_cnt4ic.v/alt_e100s10_cnt6.v/alt_e100s10_cnt6c.v/alt_e100s10_compressor_4to3.v/alt_e100s10_delay.v/alt_e100s10_delay3w64.v/alt_e100s10_delay4w1.v/alt_e100s10_delay_regs.v/alt_e100s10_dip8_32.v/alt_e100s10_eq18t2.v/alt_e100s10_eq20t3.v/alt_e100s10_eq2t0.v/alt_e100s10_eq2t1.v/alt_e100s10_eq3t0.v/alt_e100s10_eq3t1.v/alt_e100s10_eq4t1.v/alt_e100s10_eq_10_const.v/alt_e100s10_eqc12h9e8t2.v/alt_e100s10_eqc12h9fbt2.v/alt_e100s10_eqc15h7cfbt2.v/alt_e100s10_eqc17h0001bt2.v/alt_e100s10_eqc17h0007ft2.v/alt_e100s10_eqc17h13fe8t2.v/alt_e100s10_eqc17h13ffbt2.v/alt_e100s10_eqc19h4e1fbt2.v/alt_e100s10_eqc19h63fe8t2.v/alt_e100s10_eqc19h63ffbt2.v/alt_e100s10_eqc4h9t1.v/alt_e100s10_eqc4hct1.v/alt_e100s10_eqc4hft1.v/alt_e100s10_eqc5h07t1.v/alt_e100s10_eqc5h08t1.v/alt_e100s10_eqc5h0ft1.v/alt_e100s10_eqc5h13t1.v/alt_e100s10_eqc5h18t1.v/alt_e100s10_eqc5h1bt1.v/alt_e100s10_eqc5h1dt1.v/alt_e100s10_eqc5h1et1.v/alt_e100s10_eqc5h1ft1.v/alt_e100s10_eqc5hxxt1.v/alt_e100s10_eqc6h00t1.v/alt_e100s10_eqc6h27t1.v/alt_e100s10_eqc6h28t1.v/alt_e100s10_eqc6h3bt1.v/alt_e100s10_eqc6h3ft1.v/alt_e100s10_eqc9h1fbt2.v/alt_e100s10_eqc9h1fdt2.v/alt_e100s10_eqc9h1fet2.v/alt_e100s10_fmon8.v/alt_e100s10_gpx4.v/alt_e100s10_gray4t1.v/alt_e100s10_gte_with_const_16b.v/alt_e100s10_lte.v/alt_e100s10_lte_with_const_16b.v/alt_e100s10_metronome2560.v/alt_e100s10_metronome32000.v/alt_e100s10_metronome320000.v/alt_e100s10_metronome81920.v/alt_e100s10_metronome81920_3inCtl.v/alt_e100s10_mlab20a1r1w1.v/alt_e100s10_mlab64a2r1w1.v/alt_e100s10_mlab67a5r1w1.v/alt_e100s10_mlab_32word_32bit.v/alt_e100s10_mux2w1t0s0.v/alt_e100s10_mux2w1t0s1.v/alt_e100s10_mux2w1t0s2.v/alt_e100s10_mux2w1t1s2.v/alt_e100s10_mux2w5t0s0.v/alt_e100s10_mux2w5t0s1.v/alt_e100s10_mux2w5t1s1.v/alt_e100s10_mux2w66t0s0.v/alt_e100s10_mux2w66t0s1.v/alt_e100s10_mux2w66t1s1.v/alt_e100s10_mux4w128t0s0.v/alt_e100s10_mux4w128t1s0.v/alt_e100s10_mux4w129t0s0.v/alt_e100s10_mux4w129t1s0.v/alt_e100s10_mux4w1t0s0.v/alt_e100s10_mux4w1t0s1.v/alt_e100s10_mux4w1t1s1.v/alt_e100s10_mux4w66t0s0.v/alt_e100s10_mux4w66t0s1.v/alt_e100s10_mux4w66t1s1.v/alt_e100s10_mux5t2.v/alt_e100s10_mux8w1t2s1.v/alt_e100s10_mx16r.v/alt_e100s10_mx4r.v/alt_e100s10_mx5r.v/alt_e100s10_ohbin8.v/alt_e100s10_or16t2.v/alt_e100s10_or20t2.v/alt_e100s10_or2t0.v/alt_e100s10_or2t1.v/alt_e100s10_or4t0.v/alt_e100s10_or4t1.v/alt_e100s10_or6t0.v/alt_e100s10_or6t1.v/alt_e100s10_or8t2.v/alt_e100s10_pipeline_adder_16b.v/alt_e100s10_pulse16.v/alt_e100s10_pulse4.v/alt_e100s10_pulse64.v/alt_e100s10_pulse_stretcher.v/alt_e100s10_pulse_transfer.v/alt_e100s10_reset_synchronizer.v/alt_e100s10_ripple16.v/alt_e100s10_status_sync.v/alt_e100s10_subc2h0t1.v/alt_e100s10_sync16m.v/alt_e100s10_sync1r1.v/alt_e100s10_sync1r2.v/alt_e100s10_sync20m.v/alt_e100s10_sync2r2.v/alt_e100s10_sync4m.v/alt_e100s10_synchronizer.v/alt_e100s10_syncnr2.v/alt_e100s10_ungray4t1.v/alt_e100s10_xor10t1.v/alt_e100s10_xor11t1.v/alt_e100s10_xor12t1.v/alt_e100s10_xor13t1.v/alt_e100s10_xor14t1.v/alt_e100s10_xor1t0.v/alt_e100s10_xor1t1.v/alt_e100s10_xor2t0.v/alt_e100s10_xor2t1.v/alt_e100s10_xor3t0.v/alt_e100s10_xor3t1.v/alt_e100s10_xor4t0.v/alt_e100s10_xor4t1.v/alt_e100s10_xor5t0.v/alt_e100s10_xor5t1.v/alt_e100s10_xor6t0.v/alt_e100s10_xor6t1.v/alt_e100s10_xor7t1.v/alt_e100s10_xor8t1.v/alt_e100s10_xor9t1.v

filetypes:
  ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_sriov/synopsys/bench

filenames:
[cell repeats an earlier one in this file: 125 characters]


filetypes: dffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_gamma_corrector_alg_core

filenames:
[cell repeats an earlier one in this file: 118 characters]


filenames: alt_vip_dil_algorithm.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/cadence/src_hdl


filenames: adapters/alt_em10g32.v/alt_em10g32unit.v/rtl
filetypes: dffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/MAC/synopsys


filenames: alt_xcvr_reset_counter.sv/altera_xcvr_reset_control.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_reset_control/mentor


filenames: altera_transacto_fabric_hw.tcl/com.altera.transactofabric.jar
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sld/mm/altera_transacto_fabric


filenames: tb_run.sh/xcelium_wave.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/simulation/ed_sim/xcelium


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e50s10/50g/rtl/pcs

filenames:
  alt_e50s10_epcs_r.ocp/alt_e50s10_epcs_r.v/alt_e50s10_epcs_rxg.v/alt_e50s10_epcs_t.v/alt_e50s10_pcs.v/alt_e50s10_pcs_ber.v/alt_e50s10_pcs_ber_cnt_ns.v/alt_e50s10_pcs_ber_sm.v


filenames: inc
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_avalon_lan91c111/HAL


filenames: altera_xcvr_10gkr_a10/common_src/cpu/reconfig/variants
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/arria10


filetypes: fffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_sriov2/aldec/rtl

filenames:
[cell repeats an earlier one in this file: 689 characters]


filenames: run_xcelium.sh/xcelium_in_cmd.txt
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC_CPRI/example_testbench/xcelium


filenames: altera_eth_frame_status_merger.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/mentor


filetypes: dffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_multi_scheduler

filenames:
[cell repeats an earlier one in this file: 108 characters]


filenames: harq/ldpcCd/ldpcCe/ldpcDec/ldpcDrm/ldpcEnc/ldpcRm
filetypes: ddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/aldec/rtl


filenames: intel_hdmi_rx_core_phy_intf.v/intel_hdmi_rx_oversample.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/src/phy_intf/rx/synopsys


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_soft_10gbaser/sv_soft_pcs

filenames:
[cell repeats an earlier one in this file: 539 characters]


filetypes: dfdddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/mentor

filenames:
  altera_pcie_s10_64avmm_adapter/altera_pcie_s10_avmm_bridge_dcore.v/altera_pcie_s10_avst_sch/altera_pcie_s10_cra/altera_pcie_s10_dma_controller/altera_pcie_s10_hprxm/altera_pcie_s10_hptxs/altera_pcie_s10_readdatamover/altera_pcie_s10_rxm/altera_pcie_s10_txs/altera_pcie_s10_writedatamover/components


filenames: alt_vip_common_fifo.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_fifo/src_hdl


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_fec/synopsys

filenames:
[cell repeats an earlier one in this file: 1832 characters]


filetypes: ddfffffffffffffffffffffffffffffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/gige_pcs

filenames:
[cell repeats an earlier one in this file: 915 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_crs

filenames:
[cell repeats an earlier one in this file: 175 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_ed/altera_avalon_dma

filenames:
[cell repeats an earlier one in this file: 127 characters]


filenames: altera_eth_xgmii_termination.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/mentor


filenames: 128/64
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/aldec/logical/io_master


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/hbm/ip_axi_ufi_adapter/aldec/rtl

filenames:
[cell repeats an earlier one in this file: 209 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10/source

filenames:
[cell repeats an earlier one in this file: 504 characters]


filenames: altera_rapidio2_dev16_drbell.v/altera_rapidio2_dev8_drbell.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/synopsys/logical/doorbell


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/example_project/hwtest_sl/src

filenames:
[cell repeats an earlier one in this file: 305 characters]


filenames: alt_vip_motion_detect.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_motion_detect/cadence/src_hdl


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/100g/aldec/rtl/eth

filenames:
[cell repeats an earlier one in this file: 155 characters]


filenames: tb_run.tcl/wave.do
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/simulation/ed_sim/mentor


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_swi/src_hdl

filenames:
[cell repeats an earlier one in this file: 333 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/mentor


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl/xcvr_reset_controller

filenames:
[cell repeats an earlier one in this file: 118 characters]


filetypes: ddfffffffffffdffdddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast

filenames:
  aldec/altera_pcie_s10_512_adapter/altera_pcie_s10_c2e_hip_ast.v.terp/altera_pcie_s10_c2e_hip_ast_pipen1b.v.terp/altera_pcie_s10_hip_ast.v.terp/altera_pcie_s10_hip_ast_fileset.tcl/altera_pcie_s10_hip_ast_hw.tcl/altera_pcie_s10_hip_ast_interfaces.tcl/altera_pcie_s10_hip_ast_module.tcl/altera_pcie_s10_hip_ast_parameters.tcl/altera_pcie_s10_hip_ast_pipen1b.v.terp/altera_pcie_s10_hip_ast_pllnphy.v.terp/altera_pcie_s10_hip_common.tcl/altera_pcie_s10_link_inspector/altera_pcie_s10_reset_delay_sync.v/altera_pcie_s10_sc_bitsync.v/altera_pcie_s10_sriov_bridge/cadence/mentor/nd/stp/synopsys


filenames: altpcied_s10_hwtcl.sv/multi_function
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/ptile/example_design


filetypes: fffffdfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_phylite/ip_s10_sim_ctrl

filenames:
[cell repeats an earlier one in this file: 138 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/mentor_vip_ae/axi4/qsys-examples/ex1_back_to_back_vhd

filenames:
[cell repeats an earlier one in this file: 221 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_guard_bands_alg_core/cadence


filenames: MAC/MAC_PCS/PCS/models/run_tb.tcl/sdpm_altsyncram.hex/wave.do
filetypes: ddddfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_testbench/testbench


filenames: alt_vip_line_stats.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_stats/synopsys/src_hdl


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/cadence/rtl/core

filenames:
[cell repeats an earlier one in this file: 318 characters]


filenames: altpcie_sv_hip_avmm_hwtcl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_sv_hip_avmm/aldec


filenames: alt_ehipc2_clock_mon.sv/alt_ehipc2_jtag_avmm.sv/alt_ehipc2_package.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc2/mentor/rtl/top


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e25s10/hslx/aldec

filenames:
[cell repeats an earlier one in this file: 10522 characters]

filetypes:
[cell repeats an earlier one in this file: 472 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_clock_crossing_bridge_grey


filenames: altera_rapidio_concentrator.v/tl_large/tl_small
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/cadence/logical/maintenance


filetypes: fffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/common

filenames:
[cell repeats an earlier one in this file: 115 characters]


filenames: intel_pcie_cmp_stg123.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/soft_switch/sep/rtl/mentor/common/nstageCmp


filenames: altera_eth_link_fault_generation.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/aldec


filenames: altera_eth_mdio.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/rtl/mdio


filenames: alt_vip_cl_fb_switch_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_fb_switch


filenames: ast/efc/eth/lib/mac/pcs/pfc/ptp
filetypes: dddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/cadence/rtl


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC_CPRI/hardware_test_design/ip_fm/nios_system

filenames:
[cell repeats an earlier one in this file: 220 characters]


filetypes: ffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/synopsys/pcs/rx

filenames:
[cell repeats an earlier one in this file: 759 characters]


filetypes: dffffffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/src/hdmi_2.0/common

filenames:
[cell repeats an earlier one in this file: 289 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/verification/altera_avalon_st_monitor_bfm/mentor

filenames:
[cell repeats an earlier one in this file: 184 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_sop_realign/mentor


filenames: ilk_4l_6g_rx_stripe_adapter.v/ilk_4l_6g_tx_stripe_adapter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken_hp/ilk_striper/4lane/synopsys


filenames: 40g/altera/common/main.tcl/reg_test.tcl
filetypes: dddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40emu/example_project/hwtest


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/cadence/src_hdl

filenames:
[cell repeats an earlier one in this file: 124 characters]


filenames: final_placement_pciex8x8.txt
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/ftile/avst/tcl/ed_json


filenames: altera_avalon_sysid.c/component.mk
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_avalon_sysid/HAL/src


filenames: dynamic_reconfig.cpp/dynamic_reconfig.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/rtl/dr/cpu_dr/software/alt_ehipc3_dr_cpu


filetypes: ffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_gpio/altera_gpio_driver

filenames:
[cell repeats an earlier one in this file: 115 characters]


filenames: alt_vip_common_slave_interface.sv/alt_vip_common_slave_interface_mux.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_slave_interface/src_hdl


filenames: altera_rapidio_io_master_x1.v/altera_rapidio_io_master_x2_x4.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/cadence/logical/io_master/tl_large


filenames: verilog/vhdl
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_testbench/testbench/MAC_PCS


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/emif/hwtcl/altera_emif_s10_hps

filenames:
  altera_emif_s10_hps_hw.tcl/common_gui.properties/common_messages.properties/common_params.properties/common_ports.properties/ddr3.qprs/ddr4.qprs/ddr4_legacy.qprs/gui.properties/messages.properties


filenames: mentor/rx/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/adapter


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_vectored_interrupt_controller/top/HAL


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/nios2_ip/altera_nios2/cpu_lib

filenames:
[cell repeats an earlier one in this file: 279 characters]


filetypes: fffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/40g_kr4_a10/common_src

filenames:
[cell repeats an earlier one in this file: 544 characters]


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/HAL


filenames: alt_vip_common_clock_crossing_bridge_grey.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl


filenames: libbtc_dprx_syslib.a
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_dp/software/btc_dprx_syslib/release_mst


filenames: altera_eth_pause_beat_conversion.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/synopsys


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/synopsys


filenames: alt_vip_packet_mux.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/cadence/src_hdl


filetypes: dffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_mii_encoder

filenames:
[cell repeats an earlier one in this file: 321 characters]


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/mac/mentor/rx

filenames:
[cell repeats an earlier one in this file: 364 characters]


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/100g/aldec/rtl/ast

filenames:
[cell repeats an earlier one in this file: 337 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/enc/synopsys/rtl/core

filenames:
[cell repeats an earlier one in this file: 103 characters]


filenames: altera_rapidio_drbell.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio/src/aldec/logical/drbell


filenames: s5mlab.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e100s10/hsl18/fmh/cadence


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/synopsys/schd/tx

filenames:
[cell repeats an earlier one in this file: 465 characters]


filenames: source.qip/source.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl/probe


filetypes: ddfffffffffffffffffffffffffffffffffffddddfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_a10_hip

filenames:
[cell repeats an earlier one in this file: 1026 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/avmm_bridge_512/synopsys/rddm_ext_tag

filenames:
[cell repeats an earlier one in this file: 280 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/cpriphy/alt_cpriphy_c3/aldec/rtl/efifo

filenames:
[cell repeats an earlier one in this file: 176 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_phylite/ip_arch_nf/timing

filenames:
[cell repeats an earlier one in this file: 131 characters]


filenames: example_project/rtl
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/synopsys


filenames: altera_avalon_spi_regs.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/sopc_builder_ip/altera_avalon_spi/inc


filetypes: ddffdddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_ed

filenames:
[cell repeats an earlier one in this file: 175 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e2550/25g/aldec/rtl/csr

filenames:
[cell repeats an earlier one in this file: 267 characters]


filenames: mon_inc.tcl/mon_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/hwtesting/system_console/traffic_controller/mon


filenames: alt_vip_common_data_by_line_rearrange.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_data_by_line_rearrange/src_hdl


filenames: jtag_basic.tcl/main.tcl/report.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_ehipc3/example_project/hwtest_sl/common


filenames: optics_control.v/two_wire_control.v/two_wire_control_tb.sv/two_wire_iopad.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl/two_wire_serial_controller


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/rtl/pll_atxpll

filenames:
[cell repeats an earlier one in this file: 137 characters]


filenames: auk_dspip_ctc_decoder_et_top.vhd/auk_dspip_ctc_et_ast_source.vhd/auk_dspip_memory_simple_dual.vhd
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/altera_turbo/LTE/mentor/src/rtl/wrapper


filenames: altera_oct.sv/altera_oct_hw.tcl/altera_oct_um_fsm.sv/common_gui.properties/mentor/migration_map.csv
filetypes: ffffdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_oct/altera_oct_core14


filenames: altera_pcie_s10_txs.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/mentor/altera_pcie_s10_txs


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/c/txt/one_at_head

filenames:
[cell repeats an earlier one in this file: 134 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_event_packet_encode


filenames: altera_lvds_common14.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_lvds/altera_lvds_core14/mentor


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40emu/40g/cadence


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_interlaken/altera_interlaken_hsio_bank/altera_interlaken_hsio_bank_bpcs4

filenames:
[cell repeats an earlier one in this file: 150 characters]


filenames: ast/efc/eth/lib/mac/pcs/pfc/ptp
filetypes: dddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_eth_ultra/100g/synopsys/rtl


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_pcie/altera_pcie_a10_ed/altera_avalon_dma/altera_avalon_dma_128

filenames:
[cell repeats an earlier one in this file: 127 characters]


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_rapidio2/src/mentor/altera_rapidio2_native_phy_ip/native_phy_stratixv/native_phy_4x


filenames: hps_bridge_avalon_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_hps/fm/hps_bridge_avalon


filetypes: ffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_htile/presets

filenames:
[cell repeats an earlier one in this file: 1056 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e25s10/25g/mentor/rtl/mac

filenames:
[cell repeats an earlier one in this file: 226 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40c3/40g/rtl/csr

filenames:
[cell repeats an earlier one in this file: 215 characters]


filenames: tx_control_src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/altera_hdmi/hw_demo/a10_frl_demo/software


filetypes: fffffffffffdffddfffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI24G_RSFEC/hardware_test_design

filenames:
[cell repeats an earlier one in this file: 448 characters]


filenames: alt_e40_fc_top.v/alt_e40_rx_fc.v/alt_e40_tx_fc.v/alt_e40_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/ethernet/alt_e40emu/40g/rtl/efc


filenames: avmmReady/baseLimitCmp/nstageCmp/pipestage
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.3/ip/altera/intel_pcie/soft_switch/sep/rtl/synopsys/common


