# filelist

filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/src/mentor/msix_wb_ctrl

filenames:
  intel_qdma_desc_wb_tlp_gen.sv/intel_qdma_msix_controller.sv/intel_qdma_msix_irq_arbiter.sv/intel_qdma_msix_irq_processor.sv/intel_qdma_msix_package.sv/intel_qdma_msix_pba_buffer.sv/intel_qdma_msix_pba_table.sv/intel_qdma_msix_tbl_buffer.sv/intel_qdma_msix_tlp_arbiter.sv/intel_qdma_msix_tlp_gen.sv


filenames: aldec/cadence/intelfpga/mentor/sdi_ii_tx_phy_mgmt_hw.tcl/src_hdl/synopsys
filetypes: ddddfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_tx_phy_mgmt


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ilk/ftile/components
filenames:
  aldec/alt_ready_skid.sv/cadence/intelfpga/mentor/pulse_synchronizer_with_queue.sv/synopsys/uflex_ilk_a10mlab.sv/uflex_ilk_add3_cmp3.sv/uflex_ilk_altera_syncram.sv/uflex_ilk_altera_syncram_mlab.sv/uflex_ilk_and_r.sv/uflex_ilk_barrel_layer.sv/uflex_ilk_barrel_shift.sv/uflex_ilk_compressor_12to4.sv/uflex_ilk_compressor_36to6.sv/uflex_ilk_compressor_3to2.sv/uflex_ilk_compressor_4to3.sv/uflex_ilk_compressor_5to3.sv/uflex_ilk_compressor_6to3.sv/uflex_ilk_compressor_8to4.sv/uflex_ilk_count_to_here_12.sv/uflex_ilk_count_to_here_20.sv/uflex_ilk_count_to_here_8.sv/uflex_ilk_crc24_evo1.sv/uflex_ilk_crc24_evo10.sv/uflex_ilk_crc24_evo11.sv/uflex_ilk_crc24_evo12.sv/uflex_ilk_crc24_evo2.sv/uflex_ilk_crc24_evo3.sv/uflex_ilk_crc24_evo4.sv/uflex_ilk_crc24_evo5.sv/uflex_ilk_crc24_evo6.sv/uflex_ilk_crc24_evo7.sv/uflex_ilk_crc24_evo8.sv/uflex_ilk_crc24_evo9.sv/uflex_ilk_crc24_in12.sv/uflex_ilk_crc24_in20.sv/uflex_ilk_crc24_in4.sv/uflex_ilk_crc24_in8.sv/uflex_ilk_crc24_sig.sv/uflex_ilk_cross_bus.sv/uflex_ilk_delay_mlab.sv/uflex_ilk_delay_regs.sv/uflex_ilk_delay_regs_def_1.sv/uflex_ilk_eq_12.sv/uflex_ilk_eq_3.sv/uflex_ilk_eq_5_ena.sv/uflex_ilk_fifo_4.sv/uflex_ilk_fifo_8.sv/uflex_ilk_fmmlab.sv/uflex_ilk_frequency_monitor.sv/uflex_ilk_has1one36bits.sv/uflex_ilk_has1one6bits.sv/uflex_ilk_has2one36bits.sv/uflex_ilk_has2one6bits.sv/uflex_ilk_has3one36bits.sv/uflex_ilk_hyper_pipe.sv/uflex_ilk_index_with_restart_12.sv/uflex_ilk_index_with_restart_24.sv/uflex_ilk_index_with_restart_3.sv/uflex_ilk_index_with_restart_6.sv/uflex_ilk_iw16_sync_fifo_mlab.sv/uflex_ilk_leftmost_one_12_1.sv/uflex_ilk_leftmost_one_12_2.sv/uflex_ilk_leftmost_one_20.sv/uflex_ilk_leftmost_one_4.sv/uflex_ilk_leftmost_one_8.sv/uflex_ilk_m20k.sv/uflex_ilk_mlab.sv/uflex_ilk_mlab_fifo.sv/uflex_ilk_mx12_ena.sv/uflex_ilk_mx16r.sv/uflex_ilk_mx24_ena.sv/uflex_ilk_mx2r.sv/uflex_ilk_mx4r.sv/uflex_ilk_mx8r.sv/uflex_ilk_mx_nto1_r.sv/uflex_ilk_neq_24.sv/uflex_ilk_neq_5_ena.sv/uflex_ilk_nogap_one_12.sv/uflex_ilk_nogap_one_36.sv/uflex_ilk_nogap_one_8.sv/uflex_ilk_one_hot_enc_16.sv/uflex_ilk_one_hot_enc_32.sv/uflex_ilk_one_hot_enc_8.sv/uflex_ilk_or_r.sv/uflex_ilk_page_dealer_12.sv/uflex_ilk_page_dealer_20.sv/uflex_ilk_page_grabber_12.sv/uflex_ilk_page_grabber_24.sv/uflex_ilk_priority_12.sv/uflex_ilk_priority_24.sv/uflex_ilk_priority_6.sv/uflex_ilk_priority_6_upper.sv/uflex_ilk_pulse_stretch_sync.sv/uflex_ilk_reg_delay.sv/uflex_ilk_reset_delay.sv/uflex_ilk_rst_sync.sv/uflex_ilk_s10mlab.sv/uflex_ilk_scfifo_mlab.sv/uflex_ilk_status_sync.sv/uflex_ilk_sum_of_3bit_pair.sv/uflex_ilk_sum_of_3bit_two_1bit.sv/uflex_ilk_sync_fifo_mlab.sv/uflex_ilk_sync_fifo_mlab_2.sv/uflex_ilk_wys_lut.iv/uflex_ilk_wys_lut.sv/uflex_ilk_xor_lut.sv/uflex_ilk_xor_r.sv/uflex_ilk_xor_r_12w.sv/uflex_std_synchronizer_nocut.sv/uflex_synchronizer.sv

filetypes:
  dfdddfdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filenames: intel_pcie_bam_hwtcl.sv/intel_pcie_reset_sync.v/intel_std_synchronizer_nocut.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_1024_ed/cadence/intel_pcie_bam


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_fifo


filenames: design_example_rules/pkgIndex.tcl/presets/tcl/terp
filetypes: dfddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_htile


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/rx/a10/cadence

filenames:
[cell repeats an earlier one in this file: 494 characters]


filenames: alt_e100_avalon_top_siv.qpf/alt_e100_avalon_top_siv.qsf/alt_e100_avalon_top_siv.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/example/alt_e100_avalon_top_siv


filenames: adapter/altera_std_synchronizer_nocut.sv/intel_pcie_bypass_ctrl_ptile.sv/intel_pcie_sep_ptile.sv
filetypes: dfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/soft_switch/ptile/rtl/mentor


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_phylite/hwtcl/altera_phylite_link

filenames:
[cell repeats an earlier one in this file: 130 characters]


filetypes: fffffdfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/rtl/ethernet_traffic_controller/eth_std_traffic_controller

filenames:
[cell repeats an earlier one in this file: 168 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken/alt_ntrlkn_8l_6g/cadence

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filenames: alt_ehipc2_dcfifo_mlab.sv/alt_ehipc2_mlab.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/rtl/mac_adapter/s10


filenames: soft_wrapper
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/pcie/common/rtl/mentor


filetypes: dfffdffdddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_hip_ast_ed

filenames:
  altera_pcie_cfgbp_ed/altera_pcie_hip_ast_ed_hw.tcl/altera_pcie_reconfig_driver_hw.tcl/altpcie_reconfig_driver.sv/altpcie_simple_downstream_apps/altpcied_sv.sdc/altpcied_sv_hwtcl.sv/example_design/intelfpga/mentor/rd_pcie_sv_parameters.tcl/rd_pcie_sv_port.tcl


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/intelfpga/rtl/csr

filenames:
[cell repeats an earlier one in this file: 291 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/cpriphy/cpriphy_ftile/synopsys/rtl/ls_pcs

filenames:
[cell repeats an earlier one in this file: 237 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/cadence


filenames: altera_trace_timestamp_monitor.v/altera_trace_timestamp_monitor_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/trace/monitors/altera_trace_ts_module


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/hslx/synopsys

filenames:
[cell repeats an earlier one in this file: 10522 characters]

filetypes:
[cell repeats an earlier one in this file: 472 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/eth_f/rtl/eth_f_efifo_f/eth_f_hsl_fifo

filenames:
  eth_f_ccc_w_fifo.v/eth_f_eq_5_ena.v/eth_f_fmmlab.v/eth_f_gray_cntr_3.v/eth_f_gray_cntr_5_sl.v/eth_f_gray_to_bin_5.v/eth_f_neq_5_ena.v/eth_f_sync_regs_aclr_m2.v/eth_f_wys_lut.v


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_soft_10gbaser/sv_soft_pcs

filenames:
[cell repeats an earlier one in this file: 539 characters]


filenames: quartus/rtl
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_example_design/stratix_10


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_soft_10gbaser/mentor/soft_pcs

filenames:
[cell repeats an earlier one in this file: 923 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_sync


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/hdmi_2.x/tx/intelfpga/frl

filenames:
[cell repeats an earlier one in this file: 470 characters]


filetypes: fffffffffffffffffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/src/intelfpga/bitec_dp/tx

filenames:
[cell repeats an earlier one in this file: 906 characters]


filenames: basic.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/hwtesting/system_console/basic


filenames: rx/top/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/synopsys/rtl/efc


filenames: altera_nios2_custom_instr_master_bfm.sv/altera_nios2_custom_instr_master_bfm_vhdl_wrapper.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/verification/altera_nios2_custom_instr_master_bfm/intelfpga


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/soft_processor/intel_niosv_m/HAL


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/rtl/pll_fpll

filenames:
[cell repeats an earlier one in this file: 167 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_down_core/synopsys


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/tx_mlpcs/a10/aldec

filenames:
[cell repeats an earlier one in this file: 131 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_stream_input


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/cadence/rtl/pfc/tx

filenames:
[cell repeats an earlier one in this file: 218 characters]


filenames: rx/top/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/rtl/efc


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/pcie/common/rtl/cadence/soft_wrapper/rnr_pcie_ehp/rnr_pcie_ehp_pack/rtl

filenames:
[cell repeats an earlier one in this file: 170 characters]


filenames: j204c_rx_regmap.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/jesd204c_f/src/rx/rdf/csrgen_output


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_example_design/common/simulation/testbench/rx_checker

filenames:
[cell repeats an earlier one in this file: 192 characters]


filenames: bcm/marvell
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/hwtesting/system_console/external_phy


filenames: address_decoder_multi_channel_channel_11.v/altera_merlin_slave_translator_mch11.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/common/hw/dec/ip/mch/address_decoder_multi_channel_channel_11


filenames: em_asmi.pl/em_asmi.pm
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_asmi


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/pcie_ss/rtl/synopsys/hip_if_adaptor

filenames:
  axis_avst_tx_adaptor.sv/pciess_bp_debug.sv/pciess_cfg_ext_ctrl_shadow.sv/pciess_cfg_if.sv/pciess_clock_divider.sv/pciess_cplto_if.sv/pciess_data_pipeline.v/pciess_dual_port_ram.sv/pciess_flr_if.sv/pciess_performance_monitor.sv/pciess_rx_adaptor.sv/pciess_rx_alignment.sv/pciess_rx_converter.sv/pciess_rx_if.sv/pciess_sip_rst_seq.sv/pciess_skid_buffer.v/pciess_tx_if.sv/pciess_txcrdt_if.sv/pciess_vecsync.sv/pciess_vecsync_handshake.sv/pciess_vf_err_if.sv/pciess_virtio_if.sv/tx_adaptor.v/tx_alignment.v/tx_data_builder.v/tx_packer.v/tx_packer_steer.v


filenames: altera_agilex_config_reset_release_endpoint.v/cpriphy_dr_ed/eth_dr_ed
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/dr_f/aldec/example_project/common


filenames: altera_eth_default_slave.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/cadence


filenames: altera_eth_tse_ftile_phyip_terminator.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_ftile_phyip_terminator/mentor


filenames: HAL/altera_avalon_cfi_flash_sw.tcl/cfi_flash.pl/refdes_check.pm
filetypes: dfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_cfi_flash


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g

filenames:
[cell repeats an earlier one in this file: 337 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/intelfpga


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI9P8G/hardware_test_design/ip_fm/nios_system

filenames:
[cell repeats an earlier one in this file: 220 characters]


filenames: gxb_tx.tcl.terp/gxb_tx_fpll.tcl.terp/gxb_tx_reset.tcl.terp/tx_phy_top.v.terp
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/de_gen/stratix_10/simulation/tx_phy


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_stream_output


filenames: data_sink_regs.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_data_sink/inc


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hbm/ip_tg_avl
filetypes: fffffffdfdfdf
filenames:
  altera_hbm_tg_avl_hw.tcl/common_gui.properties/common_messages.properties/common_params.properties/common_ports.properties/enum_defs.tcl/gui.properties/intelfpga/main.tcl/mentor/messages.properties/rtl/util.tcl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/aldec/src_hdl

filenames:
[cell repeats an earlier one in this file: 136 characters]


filenames: rcfg_s10_overide.sv/rcfg_s10_pcs_ctrl.sv/rcfg_s10_prbs.sv/rcfg_s10_teng.sv/rcfg_s10_txeq_ctrl.sv
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/stratix10/reconfig/intelfpga


filetypes: fffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hbm/ip_asic_soft_logic/cadence/rtl

filenames:
[cell repeats an earlier one in this file: 544 characters]


filetypes: ffffdfffddfffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_bch/synopsys/bch_dec/src

filenames:
[cell repeats an earlier one in this file: 232 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_gamma_corrector_scheduler/synopsys


filetypes: ffffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/rtl/eth_traffic_controller/eth_std_traffic_controller/crc32

filenames:
[cell repeats an earlier one in this file: 188 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/enc/synopsys


filenames: altera_eth_xgmii_crc.v/altera_eth_xgmii_crc32.v/altera_eth_xgmii_crc_gf_mult32_kc.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_crc/intelfpga


filenames: alt_aeu_100_ack_skid.v/alt_e100_status_sync.v/alt_e100_sync_arst.v/e100_sync_arst.v/reverse_words.v
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/intelfpga/rtl/lib


filenames: ast2avmm_512_c2e_ed_hwtcl.sv/ast2avmm_512_ed_hwtcl.sv/intel_pcie_ed_512
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/intelfpga/ast2avmm_512_ed


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_pkt_demux/intelfpga


filenames: alt_vip_cpp_converter.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/intelfpga/src_hdl


filenames: marvell_phy.tcl/marvell_phy_reg_map.tcl/sfpp_i2c.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/hwtesting/system_console/external_phy/marvell


filenames: dec/enc
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_highspeed_rs/src/reference_designs/25_100g_ethernet


filetypes: dddddddddddddddddddddddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hps/hard_peripheral_logical_view

filenames:
[cell repeats an earlier one in this file: 274 characters]


filenames: altera_reset_controller.sdc/altera_reset_controller.v/altera_reset_synchronizer.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/common/hw/dec/mch/altera_reset_controller


filenames: alt_e40_jtag_avmm.v/alt_e40_reset_controller.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/40g/synopsys/rtl/top


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/aldec/rtl/ptp

filenames:
[cell repeats an earlier one in this file: 294 characters]


filetypes: ffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hmcc_mtaps/4f16l/intelfpga

filenames:
  altera_hmcc_crc_1_4f16l.sv/altera_hmcc_crc_2_4f16l.sv/altera_hmcc_crc_3_4f16l.sv/altera_hmcc_crc_9_4f16l.sv/altera_hmcc_delimiter_4f16l.sv/altera_hmcc_error_response_queue_4f16l.sv/altera_hmcc_irtry_counter_4f16l.sv/altera_hmcc_mtaps_wys_lut_inc.iv/altera_hmcc_reordering_response_queue_4f16l.sv/altera_hmcc_response_queue_4f16l.sv/altera_hmcc_retry_counter_4f16l.sv/altera_hmcc_rx_4f16l.sv/altera_hmcc_seq_checker_4f16l.sv/altera_hmcc_token_extractor_4f16l.sv/altera_hmcc_tx_4f16l.sv/altera_hmcc_tx_crc32k_4f16l.sv/altera_hmcc_tx_mtaps_4f16l.sv/altera_hmcc_tx_port_fifo_4f16l.sv/altera_hmcc_tx_retry_buffer_4f16l.sv/altera_hmcc_tx_scheduler_4f16l.sv


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sample_counter


filenames: automap.ptf/class.ptf/netlist
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/nios2_ip/altera_nios_dev_board_stratix_1s10_es


filenames: alt_vip_gamma_corrector_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_gamma_corrector_alg_core/synopsys/src_hdl


filenames: mgc.pkginfo/mgcld/mgls_asynch
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/mentor_vip_ae/common/linux_x86_64/mgls/lib


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cadence_detect/cadence


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/aldec/src_hdl

filenames:
[cell repeats an earlier one in this file: 124 characters]


filenames: alt_vip_csc_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/aldec/src_hdl


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/jtag/altera_in_system_sources_probes

filenames:
[cell repeats an earlier one in this file: 160 characters]


filenames: core/pkg/testbench
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/rtl


filenames: dynamic_reconfig.cpp/dynamic_reconfig.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3/rtl/dr/cpu_dr/software/alt_ehipc3_dr_cpu


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/jesd204c_f/src/tx
filetypes: dddfffffffffffffffffffddd
filenames:
  aldec/cadence/intelfpga/j204c_gdr_tx_avs_sync.v/j204c_gdr_tx_base.ocp/j204c_gdr_tx_base.v/j204c_gdr_tx_csr.v/j204c_gdr_tx_ctrl.v/j204c_gdr_tx_gearbox.v/j204c_gdr_tx_gearbox_perlane.v/j204c_gdr_tx_link_layer_perlane.v/j204c_gdr_tx_link_reinit.v/j204c_gdr_tx_link_sync.v/j204c_gdr_tx_ll_top.v/j204c_gdr_tx_phy_hip_status.v/j204c_gdr_tx_scrm.v/j204c_gdr_tx_set_cdc.v/j204c_gdr_tx_sh_encoder.v/j204c_gdr_tx_sh_selector.v/j204c_gdr_tx_tl_frame.v/j204c_gdr_tx_tl_sample.v/j204c_gdr_tx_tl_top.v/mentor/rdf/synopsys


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/MAC/adapters/altera_eth_xgmii_width_adaptor

filenames:
[cell repeats an earlier one in this file: 200 characters]


filenames: cfp_control_inc.tcl/main.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40/example_project/hwtest/altera/optical_module


filenames: intel_vvp_packet_discard.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_packet_discard/cadence/src_hdl


filenames: basic.tcl/reset.tcl/status.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/example_project/hwtest/40g


filenames: alt_e40_pma.v.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/40g/rtl/pma


filenames: intel_jesd204c_phy_adapter_c3.v/intel_jesd204c_signal_adapter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_jesd204c/src/top/aldec


filenames: csr/efc/mac/pcs/top
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/mentor/rtl


filenames: cic_ii_fir_comp_coeff.m.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_cic_ii/src/matlab


filenames: build_stp.tcl/ilk_50g.txt
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/ilk_50g_stp


filenames: altpcierd_tl_cfg_sample.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/example_design/verilog/chaining_dma


filenames: alt_vip_common_slave_interface.sv/alt_vip_common_slave_interface_mux.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_slave_interface/src_hdl


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/rx/s10/intelfpga

filenames:
[cell repeats an earlier one in this file: 532 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/intelfpga/completion

filenames:
[cell repeats an earlier one in this file: 231 characters]


filenames: aldec/alt_vip_video_input_bridge_resp_hw.tcl/cadence/intelfpga/mentor/src_hdl/synopsys
filetypes: dfddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hmcc_mtaps/common/intelfpga

filenames:
  altera_hmcc_4set_1clr_lut_reg_ram.sv/altera_hmcc_a10mlab.v/altera_hmcc_and_r.sv/altera_hmcc_dcore.sv/altera_hmcc_delay_mlab.v/altera_hmcc_delay_regs_ena.v/altera_hmcc_descrambler.sv/altera_hmcc_destriper.sv/altera_hmcc_dp_ram.sv/altera_hmcc_dp_ram_ecc.sv/altera_hmcc_eq_5_ena.v/altera_hmcc_error.sv/altera_hmcc_extractor.sv/altera_hmcc_flow_packets.sv/altera_hmcc_init_sm.sv/altera_hmcc_irtry.sv/altera_hmcc_lane_aligner.sv/altera_hmcc_lane_swapper.sv/altera_hmcc_mtaps_wys_lut_inc.iv/altera_hmcc_mx5r.v/altera_hmcc_neq_5_ena.v/altera_hmcc_null_detector.sv/altera_hmcc_or_r.sv/altera_hmcc_registers.sv/altera_hmcc_retry_pointer.sv/altera_hmcc_retry_sm.sv/altera_hmcc_rrp_pret.sv/altera_hmcc_rrp_register.sv/altera_hmcc_s10mlab.v/altera_hmcc_s5mlab.v/altera_hmcc_scfifo_block_ram.sv/altera_hmcc_scfifo_ecc.sv/altera_hmcc_scfifo_mlab.v/altera_hmcc_scrambler.sv/altera_hmcc_striper.sv/altera_hmcc_sync_regs_aclr.v/altera_hmcc_token_counter.sv/altera_hmcc_tx_crc32k_evo64_x10.sv/altera_hmcc_tx_crc32k_evo64_x12.sv/altera_hmcc_tx_crc32k_evo64_x14.sv/altera_hmcc_tx_crc32k_evo64_x16.sv/altera_hmcc_tx_crc32k_evo64_x2.sv/altera_hmcc_tx_crc32k_evo64_x4.sv/altera_hmcc_tx_crc32k_evo64_x6.sv/altera_hmcc_tx_crc32k_evo64_x8.sv/altera_hmcc_tx_crc32k_sig128_evo64_x0.sv/altera_hmcc_tx_crc32k_sig128_evo64_x1.sv/altera_hmcc_tx_crc32k_sig128_evo64_x2.sv/altera_hmcc_tx_crc32k_sig128_evo64_x3.sv/altera_hmcc_tx_crc32k_sig128_evo64_x4.sv/altera_hmcc_tx_crc32k_sig128_evo64_x5.sv/altera_hmcc_tx_crc32k_sig128_evo64_x6.sv/altera_hmcc_tx_crc32k_sig128_evo64_x7.sv/altera_hmcc_tx_crc32k_sig64_evo64_x1_head.sv/altera_hmcc_tx_crc32k_sig64_evo64_x3_head.sv/altera_hmcc_tx_crc32k_sig64_evo64_x5_head.sv/altera_hmcc_tx_crc32k_sig64_evo64_x9_head.sv/altera_hmcc_tx_crc32k_sig64_rrp.sv/altera_hmcc_tx_crc32k_sig64_tail.sv/altera_hmcc_word_aligner.sv/altera_hmcc_wys_lut.sv


filenames: altera_sl3_phy_adapter.sv/altera_sl3_phy_adapter_c3.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_sl3/src/phy/adapter/intelfpga


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_RSFEC/hardware_test_design/ip_fm/nios_system

filenames:
[cell repeats an earlier one in this file: 220 characters]


filenames: altera_eth_preamble_inserter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_preamble_inserter/mentor


filenames: altera_eth_10g_tx_register_map.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/mentor


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_round_sat


filenames: alt_e40_block_distributor.v/alt_e40_pcs.v/alt_e40_pcs_rx.v/alt_e40_pcs_tx.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/40g/intelfpga/rtl/pcs


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/UMTS/mentor/src/rtl/interleaver

filenames:
[cell repeats an earlier one in this file: 320 characters]


filenames: verilog
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/cadence/example_design


filenames: sc_fifo
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/rtl/fifo_scfifo/ip_c10


filenames: HAL/altera_up_avalon_video_rgb_resampler_hw.tcl/altera_up_avalon_video_rgb_resampler_sw.tcl/hdl
filetypes: dffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler


filenames: alt_vip_guard_bands_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_guard_bands_scheduler/cadence/src_hdl


filenames: arm_gic_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hps/altera_hps_arria_10/gic


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/aldec


filenames: system_console
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/hwtesting


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/mentor


filenames: main.tcl/main_ml.tcl/reg_map_inc.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest_sl/altera/sval_top


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/toolkit/ftile_transceiver_toolkit/tcl/packages

filenames:
  ftile_callback_pkg.tcl/ftile_dprint_pkg.tcl/ftile_driver_constants_pkg.tcl/ftile_driver_pkg.tcl/ftile_pysv_pkg.tcl/ftile_transceiver_toolkit_body.tcl/ftile_utility_pkg.tcl


filetypes: dfdddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/aldec

filenames:
[cell repeats an earlier one in this file: 298 characters]


filenames: 50g/altera/common/main.tcl/reg_test.tcl
filetypes: dddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/example_project/hwtest


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/alt_xcvr_ip_lib/alt_xcvr_deskew_pulse_bit_gen

filenames:
[cell repeats an earlier one in this file: 106 characters]


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/synopsys/ast2avmm_bridge_256/rp_avmm_256

filenames:
[cell repeats an earlier one in this file: 444 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ftile/common/rtl/soft_logics/virtio

filenames:
[cell repeats an earlier one in this file: 203 characters]


filenames: altera_avalon_altpll_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_altpll


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/intelfpga


filenames: alt_vip_warp_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_warp_scheduler/mentor/src_hdl


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_a10_hip/intelfpga/rp_avmm_256


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/emif/efficiency_monitor/rtl

filenames:
[cell repeats an earlier one in this file: 295 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/base_kr

filenames:
[cell repeats an earlier one in this file: 141 characters]


filetypes: fffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/c_model

filenames:
[cell repeats an earlier one in this file: 218 characters]


filenames: alt_vip_common_sync_generation.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_sync_generation/src_hdl


filenames: ifc_qdma_utils.c
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/software/user/common/src


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/jesd204c_f/src/efifo/synopsys

filenames:
  aclr_filter.v/alt_xcvr_resync_std.sv/ccc_w_fifo.v/dcfifo_mlab.v/eq_5_ena.v/fmmlab.v/gray_cntr_3.v/gray_cntr_5_sl.v/gray_to_bin_5.v/neq_5_ena.v/sync_regs_aclr.v/sync_regs_aclr_m2.v/wys_lut.v


filenames: alt_vip_seq_par_convert.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_seq_par_convert/mentor/src_hdl


filetypes: fffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/100g_bm/synopsys

filenames:
[cell repeats an earlier one in this file: 854 characters]


filenames: ilk_4l_6g_rx_stripe_adapter.v/ilk_4l_6g_tx_stripe_adapter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/ilk_striper/4lane/cadence


filenames: alt_vip_packet_mux.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/mentor/src_hdl


filetypes: fffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/pcie_ss/rtl/aldec/avmm2axilite

filenames:
  altera_avalon_st_pipeline_base.v/altera_merlin_address_alignment.sv/altera_merlin_arbitrator.sv/altera_merlin_burst_uncompressor.sv/altera_merlin_reorder_memory.sv/avmm2axi4lite.v/avmm2axi4lite_altera_avalon_sc_fifo_1930_k6mjsxi.v/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_3dzbuna.sv/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_4jcgaiy.sv/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_ar2kc3a.sv/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_j4sglka.sv/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_yta3zky.v/avmm2axi4lite_altera_merlin_demultiplexer_1921_24d4nqy.sv/avmm2axi4lite_altera_merlin_demultiplexer_1921_2rrlzry.sv/avmm2axi4lite_altera_merlin_demultiplexer_1921_muaeezi.sv/avmm2axi4lite_altera_merlin_master_agent_191_mpbm6tq.sv/avmm2axi4lite_altera_merlin_master_translator_191_g7h47bq.sv/avmm2axi4lite_altera_merlin_multiplexer_1921_ald4pla.sv/avmm2axi4lite_altera_merlin_multiplexer_1921_ndmmdai.sv/avmm2axi4lite_altera_merlin_multiplexer_1921_p7olq6a.sv/avmm2axi4lite_altera_merlin_multiplexer_1921_yaiutsa.sv/avmm2axi4lite_altera_merlin_router_1920_6wusygy.sv/avmm2axi4lite_altera_merlin_router_1920_blu454a.sv/avmm2axi4lite_altera_merlin_router_1920_szyvzey.sv/avmm2axi4lite_altera_merlin_router_1920_z6pc5li.sv/avmm2axi4lite_altera_merlin_slave_agent_191_ncfkfri.sv/avmm2axi4lite_altera_merlin_slave_translator_191_x56fcki.sv/avmm2axi4lite_altera_merlin_traffic_limiter_191_6blplji.sv/avmm2axi4lite_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_72eqwma.v/avmm2axi4lite_altera_merlin_width_adapter_1920_uoyvvtq.sv/avmm2axi4lite_altera_merlin_width_adapter_1920_wmk3s3y.sv/avmm2axi4lite_altera_mm_interconnect_1920_6662vgi.v/avmm2axi4lite_altera_mm_interconnect_1920_tvpfnhq.v


filetypes: ffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_jesd204c/src/tx/cadence

filenames:
[cell repeats an earlier one in this file: 432 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/intelfpga/src_hdl

filenames:
[cell repeats an earlier one in this file: 136 characters]


filenames: alt_vip_video_over_film.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_over_film/aldec/src_hdl


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/mentor


filenames: bitec_reconfig_alt_c10.v/core/example.sdc/rx_phy/top.v.terp/tx_phy/video_pll_c10.tcl.terp
filetypes: fdfdfdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/de_gen/cyclone_10/rtl


filenames: alt_vip_stream_cleaner_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_stream_cleaner_alg_core/cadence/src_hdl


filetypes: fffffffffffffffffffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/src/rtl/lib/r22sdf

filenames:
[cell repeats an earlier one in this file: 645 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/espi_slave
filetypes: ddffffffffffffffddd
filenames:
  aldec/cadence/espi.out.sdc/espi_cmd_det.sv/espi_condt_det.sv/espi_crc_gen.sv/espi_fifo.sv/espi_header.iv/espi_pc_channel.sv/espi_register.sv/espi_resp_gen.sv/espi_rx_shifter.sv/espi_slave.sv/espi_slave_hw.tcl/espi_tx_shifter.sv/espi_vw_channel.sv/intelfpga/mentor/synopsys


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_avmm/example_designs/s4gx_gen1x8

filenames:
[cell repeats an earlier one in this file: 123 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_ro_reg_servicer/synopsys


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_htile/tcl

filenames:
[cell repeats an earlier one in this file: 171 characters]


filenames: altera_10gbaser_phy_clockcomp.sv/altera_10gbaser_phy_rx_fifo.sv/altera_10gbaser_phy_soft_fifo.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_10gbaser_phy/a10_soft_pcs/aldec


filenames: adapter_common
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ftile/common/rtl/mentor/gdr_adapters


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/cadence


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_fir_alg_core/mentor


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/intelfpga/ast2avmm_bridge_256/rp_avmm_256

filenames:
[cell repeats an earlier one in this file: 444 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_multi_scheduler/mentor


filenames: common
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/intelfpga/example_project


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_seq_par_convert/cadence


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_dc_mixed_widths_fifo


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/altera_pcie_s10_hprxm

filenames:
[cell repeats an earlier one in this file: 243 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_sample_counter


filenames: assignments.tcl.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_example_design/agilex/ftile/quartus


filenames: 10g_mac_reg_map.tcl/mac_inc.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/hwtesting/system_console/mac


filenames: cm_rule_cpri_auto.tcl/cm_rule_cpri_auto_tb.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_common_design_example_rules/cm_rule_cpri_auto


filenames: alt_vip_motion_detect.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_motion_detect/aldec/src_hdl


filenames: intel_pcie_bas.sv/intel_pcie_lite_bas.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/mentor/bas


filenames: gen_inc.tcl/gen_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/hwtesting/system_console/traffic_controller/gen


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_warp_addr_gen/synopsys


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hmcc_mtaps/2f8l
filetypes: ffffffffffffffffdddd
filenames:
  altera_hmcc_crc_1_2f8l.sv/altera_hmcc_crc_9_2f8l.sv/altera_hmcc_delimiter_2f8l.sv/altera_hmcc_error_response_queue_2f8l.sv/altera_hmcc_irtry_counter_2f8l.sv/altera_hmcc_mtaps_wys_lut_inc.iv/altera_hmcc_packer_2f8l.sv/altera_hmcc_packet_creation_2f8l.sv/altera_hmcc_response_queue_2f8l.sv/altera_hmcc_retry_buffer_2f8l.sv/altera_hmcc_retry_counter_2f8l.sv/altera_hmcc_rx_2f8l.sv/altera_hmcc_seq_checker_2f8l.sv/altera_hmcc_tx_2f8l.ocp/altera_hmcc_tx_2f8l.sv/altera_hmcc_tx_crc32k_2f8l.sv/cadence/intelfpga/mentor/synopsys


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/3d_lut/intel_vvp_3d_lut_core/src_hdl

filenames:
  intel_vvp_3d_lut.sdc/intel_vvp_3d_lut_addr_decode.sv/intel_vvp_3d_lut_avlmm_if.sv/intel_vvp_3d_lut_axis_shim.sv/intel_vvp_3d_lut_config.sv/intel_vvp_3d_lut_core.sv.terp/intel_vvp_3d_lut_cpu_bridge.sv/intel_vvp_3d_lut_ctrl_if.sv/intel_vvp_3d_lut_dsp.sv/intel_vvp_3d_lut_interp_tetra.sv/intel_vvp_3d_lut_ram.sv.terp/intel_vvp_3d_lut_ram_proc_if.sv/intel_vvp_3d_lut_ram_x8.sv/intel_vvp_3d_lut_switch.sv/intel_vvp_3d_lut_top.ocp/intel_vvp_3d_lut_top.sv


filenames: class.ptf/em_clock_crossing_fifo.pl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_clock_crossing


filenames: altera_eth_xgmii_tsu.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_tsu/mentor


filenames: csrgen_output
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_jesd204c/src/tx/cadence/rdf


filenames: scripts
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/seriallite_iii/example/ed_sim


filetypes: fffffffddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/verification/lib

filenames:
  altera_avalon_components_pkg.vhd/altera_avalon_mm_if.sv/altera_avalon_st_if.sv/altera_hps_monitor_bfm.sv/altera_hps_pkg.sv/avalon_mm_pkg.sv/avalon_utilities_pkg.sv/intelfpga/mentor/verbosity_pkg.sv


filetypes: dfdfdfdfdfdfdfdfdfdfdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/common/hw/dec/ip/top

filenames:
[cell repeats an earlier one in this file: 912 characters]


filenames: main_rule.tcl/main_tb_rule.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_etile/design_example_rules


filenames: altera_eth_xgmii_termination.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/synopsys


filenames: bchp_syndrome.vhd/bchp_syndromes_sqr.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_bch/bch_dec/src/bchp_syndromes


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/intelfpga


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g_kr4_a10/aldec/common_src

filenames:
[cell repeats an earlier one in this file: 341 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/st/intel_st_debug_if
filetypes: ddfffffffffddd
filenames:
  aldec/cadence/intel_st_dbg_if_csr.sv/intel_st_dbg_if_csr_h.sv/intel_st_dbg_if_dma_wrapper.sv/intel_st_dbg_if_hw.tcl/intel_st_dbg_if_rd_dma.sv/intel_st_dbg_if_snk.sv/intel_st_dbg_if_src.sv/intel_st_dbg_if_top.sv/intel_st_dbg_if_wr_dma.sv/intelfpga/mentor/synopsys


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/intelfpga

filenames:
[cell repeats an earlier one in this file: 155 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/espi_to_lpc_bridge
filetypes: ddfffffffffffffffdffffffdd
filenames:
  aldec/cadence/espi_lpc_cmd_det.sv/espi_lpc_condt_det.sv/espi_lpc_crc_gen.sv/espi_lpc_dcfifo.sv/espi_lpc_header.iv/espi_lpc_pc_channel.sv/espi_lpc_register.sv/espi_lpc_resp_gen.sv/espi_lpc_rx_shifter.sv/espi_lpc_scfifo.sv/espi_lpc_tx_shifter.sv/espi_lpc_vw_channel.sv/espi_to_lpc_bridge.sdc/espi_to_lpc_bridge.sv/espi_to_lpc_bridge_hw.tcl/intelfpga/lpc_bridge.sv/lpc_fsm.sv/lpc_header.iv/lpc_serirq_det.sv/lpc_shifter.sv/lpc_trans_gen.sv/mentor/synopsys


filenames: alt_e40_adapter.v/alt_e40_wide_l2if_rx_mux.v/alt_e40_wide_l2if_tx.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/40g/aldec/rtl/ast


filenames: drc_pkg.sv/drc_scfifo.sv/responder_core.sv/responder_core_fm_top.sv
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/axi_switch/ip_responder_core/ip_fm/rtl


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/emif/ip_mem_model/ip_core_ddrt/cadence


filenames: polar5g_codec_param.txt/polar5g_dec_in.txt/polar5g_dec_metric.txt/polar5g_dec_out.txt
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_polar_5g/src/rtl/testbench/td_list8


filenames: altera_up_avalon_ssram_hw.tcl/doc
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/memory/altera_up_avalon_ssram


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_down_core/synopsys/src_hdl

filenames:
[cell repeats an earlier one in this file: 116 characters]


filenames: phy_ip_inc.tcl/phy_ip_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/hwtesting/system_console/phy


filenames: dr_f_cpu_ctrl_dmem.hex/dr_f_cpu_ctrl_hw.tcl/dr_f_cpu_ctrl_imem.hex
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/dr_f/rtl/dr_cpu


filenames: intel_vvp_axi_to_msg.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/legacy/intel_vvp_axi_to_msg/src_hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/aldec/rtl/efc

filenames:
[cell repeats an earlier one in this file: 115 characters]


filenames: altera_eth_tse_pcs_pma_nf_phyip.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_phyip/intelfpga


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_slave_data_split/mentor


filenames: alt_e40_bridge.v/alt_e40_top.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/top/mentor


filenames: tod_inc.tcl/tod_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/hwtesting/system_console/tod


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/UMTS/cadence/src/rtl/map

filenames:
[cell repeats an earlier one in this file: 334 characters]


filenames: alt_vip_common_to_binary.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_to_binary/src_hdl


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/rtl/csr

filenames:
[cell repeats an earlier one in this file: 291 characters]


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/espi_to_lpc_bridge/synopsys

filenames:
[cell repeats an earlier one in this file: 365 characters]


filenames: RS/RS-m
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/directphy_f/verif/gdr_altuvm/tb/model/gdr_rsfec_c_model/mersinvald


filenames: alt_vip_common_event_packet_encode.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_event_packet_encode/src_hdl


filenames: alt_vip_stream_cleaner_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_stream_cleaner_scheduler/synopsys/src_hdl


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/src_hdl

filenames:
[cell repeats an earlier one in this file: 162 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_v_down_core/intelfpga/src_hdl

filenames:
[cell repeats an earlier one in this file: 116 characters]


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/spyglass/rtl/ldpcDec/coreHT

filenames:
[cell repeats an earlier one in this file: 408 characters]


filenames: jtag_basic.tcl/main.tcl/report.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3/example_project/hwtest_sl/common


filenames: xcvr_reset_control_fmh_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/xcvr_reset_control_fmh/tcl


filenames: pciess_dm_msix_gen_ctrl_csr.v/pciess_hia_csr.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/pcie_ss/rtl/aldec/lite_csr/csr


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/hw_demo/stratix_10/rtl/reconfig_mgmt

filenames:
[cell repeats an earlier one in this file: 363 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hbm/ip_abstract_uib/intelfpga


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/src_hdl

filenames:
[cell repeats an earlier one in this file: 225 characters]


filenames: altera_eth_fifo_pause_ctrl_adapter.v/altera_eth_fifo_pause_ctrl_adapter_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_fifo_pause_ctrl_adapter


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/dr_f/example_project/common/eth_dr_ed/eth_100g_nrz

filenames:
  eth_f_hw_ip_avmm_decoder.sv/eth_f_hw_top_avmm_decoder.sv/eth_f_packet_client_csr.sv/eth_f_packet_client_ptp_monitor.sv/eth_f_packet_client_top.sv


filenames: ldpcv5g_rx_top.sv.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/rtl/ldpcRxTop


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_tx_phy_mgmt/intelfpga


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/synopsys/rtl/mac

filenames:
[cell repeats an earlier one in this file: 226 characters]


filenames: altera_eth_pad_inserter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/cadence


filetypes: dfdffffddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse_design_example/tse_ieee1588_s10etile/hardware_test_design/sc

filenames:
  basic/channel_setting.tcl/dl/issp.tcl/main.tcl/system_base_addr_map.tcl/test_functions.tcl/test_parameter/tod/traffic_controller/tse_mac/tse_pcs


filenames: system_console
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/hwtesting


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_sop_align


filetypes: ddffffffdfdffdddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/mem_ss/ip_msa_ddr4/ip_fm

filenames:
  aldec/cadence/common_gui.properties/common_messages.properties/common_params.properties/common_ports.properties/enum_defs.tcl/gui.properties/intelfpga/main.tcl/mentor/messages.properties/msa_ddr4_fm_hw.tcl/rtl/synopsys/timing/util.tcl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_low_angle_algorithm/aldec


filenames: alt_e40_lut6.v/alt_e40_mlab.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/hslx/s10/aldec


filenames: alt_vip_common_to_binary.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_to_binary/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_bars_alg_core/cadence


filetypes: dffffffdffffffdffffffffffffffffffdffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/common_src

filenames:
  aldec/an_arb_sm.sv/an_decode.sv/an_rx_sm.sv/an_top.ocp/an_top.sv/an_tx_sm.sv/cadence/csr_kran.sv/csr_krfec.sv/csr_krgige.sv/csr_krlt.sv/csr_krtop.sv/csr_krtop_h.sv/intelfpga/lt32_cf_update.sv/lt32_frame_lock.sv/lt32_rx_data.sv/lt32_tx_data.sv/lt32_tx_train.sv/lt_cf_update.sv/lt_coef_mstr.sv/lt_frame_lock.sv/lt_lcl_coef.sv/lt_rmt_opt.sv/lt_rmt_txeq.sv/lt_rx_data.sv/lt_rx_gbx.sv/lt_top.ocp/lt_top.sv/lt_tx_data.sv/lt_tx_gbx.sv/lt_tx_train.sv/mentor/seq_sm.sv/six_two_comp.sv/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_scheduler/mentor


filenames: altera_eth_tse_phyip_terminator.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_phyip_terminator/cadence


filenames: altera_eth_pause_beat_conversion.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/aldec


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/lib/phy_adapter/spyglass

filenames:
[cell repeats an earlier one in this file: 188 characters]


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/simulation/ed_sim/models

filenames:
[cell repeats an earlier one in this file: 217 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/40g/aldec


filenames: example_project/rtl
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/dr_f/cadence


filenames: 10g_mac_reg_map.tcl/mac_inc.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/hwtesting/system_console/mac


filenames: cm_rule_basic_standard_pcs.tcl/cm_rule_basic_standard_pcs_tb.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_common_design_example_rules/cm_rule_basic_standard_pcs


filenames: altera_jesd204_regs.h/functions.h/macros.c/macros.h/main.c/main.h
filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/ed/ed_sim/software/source


filenames: AVMM
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hmcc_mtaps/a10_example_design/src/ip


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_pip_bunch


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_scaler_edge_detect


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/40g/rtl/top

filenames:
[cell repeats an earlier one in this file: 125 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_adv_seu_detection/aldec

filenames:
[cell repeats an earlier one in this file: 171 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/mem_ss/ip_reset_sim_source/cadence


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/hslx/mentor

filenames:
[cell repeats an earlier one in this file: 10522 characters]

filetypes:
[cell repeats an earlier one in this file: 472 characters]


filenames: altera_xcvr_pll_cv_hw.tcl/module.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_pll/cv/tcl


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_polar_5g/src/spyglass


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_fb_switch_scheduler/synopsys


filenames: rx/tx
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/adapter/intelfpga


filenames: mcgb.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_pll/mcgb_package_s20/tcl


filenames: altera_rs_ser_enc.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/rs_ii/src/enc/altera_rs_ser_enc/cadence


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hmcc_mtaps/2f8l/cadence

filenames:
[cell repeats an earlier one in this file: 429 characters]


filenames: bitec_hdmi_rx_audio.v/bitec_hdmi_rx_audio_clk_gen.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/hdmi_2.x/rx/aldec/audio


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_packet_dangler/aldec


filenames: rx/top/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/aldec/rtl/efc


filenames: alt_ehipc2_lut6.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/mentor/rtl/alt_ehipc2_lib/hslx/fm


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e50s10/50g/aldec/rtl/mac

filenames:
[cell repeats an earlier one in this file: 255 characters]


filenames: phy_ip_inc.tcl/phy_ip_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/hwtesting/system_console/phy


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/terp

filenames:
[cell repeats an earlier one in this file: 204 characters]


filenames: sc
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/hwtest


filenames: alt_e50s10_kr_rcfg_arb.sv/alt_e50s10_reco_arbiter.v/alt_e50s10_resync_nocut.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e50s10/50g/cadence/rtl/kr


filetypes: ffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/cadence/rtl/ldpcDec

filenames:
[cell repeats an earlier one in this file: 100 characters]


filenames: eth_1588_traffic_controller_top.v/tc_1588_10g
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/common/hw/ethernet_traffic_controller/eth_1588_tc


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/mac/synopsys/tx

filenames:
[cell repeats an earlier one in this file: 401 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl/xcvr_reset_controller

filenames:
[cell repeats an earlier one in this file: 198 characters]


filetypes: ffffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/verification/altera_avalon_st_monitor_bfm

filenames:
  altera_avalon_st_monitor.sv/altera_avalon_st_monitor_assertion.sv/altera_avalon_st_monitor_coverage.sv/altera_avalon_st_monitor_hw.tcl/altera_avalon_st_monitor_transactions.sv/altera_avalon_st_monitor_vhdl_wrapper.sv/intelfpga/mentor


filenames: alt_vip_common_event_packet_decode.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_event_packet_decode/src_hdl


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/synopsys/schd/rx

filenames:
[cell repeats an earlier one in this file: 374 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/tx_mlpcs/s10/aldec

filenames:
[cell repeats an earlier one in this file: 162 characters]


filenames: altera_avalon_st_bytes_to_packets.v/altera_avalon_st_bytes_to_packets_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/common/hw/dec/top/altera_merlin_multiplexer

filenames:
[cell repeats an earlier one in this file: 275 characters]


filenames: gen_inc.tcl/gen_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/hwtesting/system_console/traffic_controller/gen


filetypes: dddddddddddddddddddddddddddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules

filenames:
[cell repeats an earlier one in this file: 1045 characters]


filenames: alt_vip_common_rotate_mux.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_rotate_mux/src_hdl


filenames: alt_vip_mix_scheduler.sv/alt_vip_mix_scheduler_pkg.sv/alt_vip_mix_scheduler_vib_fsm.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler/intelfpga/src_hdl


filenames: intel_vvp_reset_sync.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_reset_sync/aldec/src_hdl


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/rtl/address_decoder/ip_c10/address_decode

filenames:
[cell repeats an earlier one in this file: 2050 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/cadence


filetypes: fffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/gige_pcs/mentor

filenames:
[cell repeats an earlier one in this file: 849 characters]


filenames: alt_e100_rx_e10x10_base.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/pma_siv/alt_e100_rx_e10x10


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/aldec


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/tmo/intel_vvp_tmo_ram/mentor


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_event_packet_decode


filenames: 12lane/20lane/24lane/4lane/8lane/ilk_100g_striper/ilk_50g_striper/top
filetypes: dddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/ilk_striper


filenames: altera_remote_update.sv/altera_remote_update_core.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_remote_update/intelfpga


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/cadence/ast2avmm_512_ed/intel_pcie_ed_512

filenames:
[cell repeats an earlier one in this file: 235 characters]


filenames: altera_eth_packet_formatter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/intelfpga


filenames: intel_lvds_common10.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_lvds/intel_lvds_core10/mentor


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_fifo2


filenames: altera_jtag_avalon_master_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/rtl/jtag_avalon_master


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/3d_lut/intel_vvp_3d_lut_core/intelfpga/src_hdl

filenames:
[cell repeats an earlier one in this file: 343 characters]


filenames: afd_example/alt_vip_itc.qprs/alt_vip_itc_hw.tcl/alt_vipitc131_cvo.sdc/src_hdl
filetypes: dfffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/full_ip/clocked_video_output


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/soft_processor/intel_niosv_m/cadence

filenames:
  alu.sv/csr.sv/debug_module.sv/debug_rom.sv/dm_def.sv/dm_jtag2mm.sv/dm_top.sv/instr_decoder.sv/interrupt_handler.sv/lsu.sv/nios_top.sv/opcode_def.sv/reg_file.sv/timer_msip.sv


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g_kr4_a10/intelfpga/common_src

filenames:
[cell repeats an earlier one in this file: 491 characters]


filenames: alt_hiconnect_router.sv.terp/alt_hiconnect_router_hw.tcl/alt_hiconnect_transfer_enc.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/iconnect/alt_hiconnect_cmd_router


filenames: hdmi20_tx_reg_wrap.v/hdmi20_tx_registers
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/ipxact/tx/mentor


filenames: alt_ehipc2_alias_csr.sv/alt_ehipc2_avmm_32to8.sv/alt_ehipc2_csr.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/rtl/csr


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_soft_10gbaser/intelfpga/soft_pcs

filenames:
[cell repeats an earlier one in this file: 923 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/hdmi_2.x/rx/cadence/frl

filenames:
[cell repeats an earlier one in this file: 557 characters]


filenames: src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_bch/intelfpga/bch_enc


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_reset_sync/synopsys


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/dr_f/synopsys/rtl/dr_lib

filenames:
  dr_f_altera_std_synchronizer_nocut.v/dr_f_data_sync.sv/dr_f_multibit_sync.v/dr_f_reset_synchronizer.v/dr_f_xcvr_resync_std.sv


filenames: fifo_inc.tcl/fifo_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/hwtesting/system_console/fifo


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/rx/a10/intelfpga

filenames:
[cell repeats an earlier one in this file: 494 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken/alt_ntrlkn_12l_6g/synopsys

filenames:
[cell repeats an earlier one in this file: 1806 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/audio_ip/clocked_audio_output/src_hdl

filenames:
[cell repeats an earlier one in this file: 106 characters]


filetypes: fffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/tmo/intel_vvp_tmo_core/intelfpga/src_hdl

filenames:
[cell repeats an earlier one in this file: 746 characters]


filenames: altera_eth_tse_mac.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/cadence


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hbm/ip_abstract_uib/synopsys


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/mentor/src/rtl/lib/old_arch

filenames:
[cell repeats an earlier one in this file: 1642 characters]


filenames: ex1_back_to_back_sv/ex1_back_to_back_vhd
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/mentor_vip_ae/axi3/qsys-examples


filetypes: fffddffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_gpio/altera_gpio_core14

filenames:
  altera_gpio.sv/altera_gpio_core_hw.tcl/common_gui.properties/intelfpga/mentor/migration_map_altiobuf_bidir.csv/migration_map_altiobuf_in.csv/migration_map_altiobuf_out.csv/migration_map_ddio_bidir.csv/migration_map_ddio_in.csv/migration_map_ddio_out.csv


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/top_hw

filenames:
[cell repeats an earlier one in this file: 154 characters]


filetypes: dfffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/altera_epcq_controller2

filenames:
[cell repeats an earlier one in this file: 231 characters]


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_sriov/synopsys/rtl

filenames:
[cell repeats an earlier one in this file: 442 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_stream_cleaner_alg_core/aldec


filenames: alt_vip_common_event_packet_decode.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_event_packet_decode/src_hdl


filenames: launch_altera_xcvr_debug_tools.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/alt_xcvr_tcl_packages/system_console/debug_tools


filenames: alt_vip_mixer_alpha_merge.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_mixer_alpha_merge/aldec/src_hdl


filetypes: dffffffffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/ilk_50g_mac

filenames:
  cadence/ilk_iw4_iw2_enhance_scheduler.v/ilk_iw4_iw2_rx_crc24_check_wrapper.v/ilk_iw4_iw2_rx_datapath.v/ilk_iw4_iw2_smoothed_domain_change.v/ilk_iw4_iw2_tx_control_insertion_wrapper.v/ilk_iw4_iw2_tx_crc24_insertion_wrapper.v/ilk_iw4_iw2_tx_datapath.ocp/ilk_iw4_iw2_tx_datapath.v/ilk_iw4_iw2_tx_flow_adapter_wrapper.v/ilk_iw4_iw2_tx_flow_ctrl.v/ilk_iw4_rx_crc24_check.v/ilk_iw4_tx_control_insertion.v/ilk_iw4_tx_crc24_insertion.v/ilk_iw4_tx_flow_adapter.v/intelfpga/mentor/synopsys


filenames: intel_vvp_vvp_to_message_conv.sv/intel_vvp_vvp_to_message_conv_ctrl.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/legacy/intel_vvp_vvp_to_message_conv/cadence/src_hdl


filenames: alt_vip_common_latency_1_to_latency_0.sv/alt_vip_common_video_packet_decode.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_video_packet_decode/src_hdl


filenames: altera_eth_pkt_backpressure_control.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/cadence


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/mentor_vip_ae/common/linux/mgls/bin

filenames:
[cell repeats an earlier one in this file: 133 characters]


filenames: altera_eth_tse_fifoless_mac.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_fifoless_mac/cadence


filenames: altera_address_span_extender.sv.terp/altera_address_span_extender_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/merlin/altera_address_span_extender


filenames: ldpc_decoder_pkg.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/intelfpga/rtl/pkg


filenames: address_decoder_channel.qsys/address_decoder_mch.qsys/address_decoder_top.qsys/ip
filetypes: fffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse_design_example/tse_ieee1588_s10etile/hardware_test_design/common/address_decoder


filetypes: fffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ilk/ftile/uflex_ilk_soft_pcs/aldec

filenames:
[cell repeats an earlier one in this file: 1072 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_ptp/aldec

filenames:
[cell repeats an earlier one in this file: 216 characters]


filenames: aldec/alt_vip_fb_switch_scheduler_hw.tcl/cadence/intelfpga/mentor/src_hdl/synopsys
filetypes: dfddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_fb_switch_scheduler


filenames: alt_ehipc2_dcfifo_mlab.sv/alt_ehipc2_mlab.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/intelfpga/rtl/mac_adapter/s10


filenames: altera_ldpc_nasa_enc.sv/altera_ldpc_nasa_enc_mat.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_nasa_enc/cadence


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/emif
filetypes: dddddddddddddddddddddddddd
filenames:
  arch_common/efficiency_monitor/hwtcl/ip_arch_fm/ip_arch_nd/ip_arch_nf/ip_board_delay_model/ip_cal_slave/ip_col_if/ip_ctrl/ip_ddrt/ip_ecc/ip_emif_cal/ip_emif_cal_iossm/ip_local_reset_combiner/ip_local_reset_sim_source/ip_mem_model/ip_sig_splitter/ip_sim_checker/ip_soft_nios/ip_tg_afi/ip_tg_avl/ip_tg_avl_2/ip_top/system_console_toolkits/util


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/rtl/address_decoder/ip_s10/address_decoder_multi_channel

filenames:
[cell repeats an earlier one in this file: 657 characters]


filenames: aldec/cadence/intel_vvp_axi_to_msg_hw.tcl/intelfpga/mentor/src_hdl/synopsys
filetypes: ddfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/legacy/intel_vvp_axi_to_msg


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e2550/25g/synopsys/rtl/mac

filenames:
[cell repeats an earlier one in this file: 199 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken/alt_interlaken_pcs_sv/intelfpga

filenames:
[cell repeats an earlier one in this file: 128 characters]


filenames: eth_100g_a10.qpf/eth_100g_a10.qsf/eth_100g_a10.sdc/eth_100g_a10.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/example_project/100g_caui4


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler/mentor


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/hslx/common/synopsys

filenames:
[cell repeats an earlier one in this file: 5912 characters]

filetypes:
[cell repeats an earlier one in this file: 291 characters]


filenames: eth_anlt_f_arb.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/eth_anlt_f/intelfpga/rtl/csr


filetypes: dffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/cadence

filenames:
[cell repeats an earlier one in this file: 120 characters]


filenames: alt_vip_common_dc_mixed_widths_fifo.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/st/intel_st_debug_if/cadence

filenames:
[cell repeats an earlier one in this file: 199 characters]


filenames: alt_vip_common_pip_merge.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_pip_merge/src_hdl


filenames: jtag_basic.tcl/main.tcl/report.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/example_project/hwtest/common


filenames: altera_sl3_phy_adapter.sv/altera_sl3_phy_adapter_c3.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_sl3/src/phy/adapter/cadence


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_sink_terminator/intelfpga


filenames: l3regs_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hps/hard_peripheral_logical_view/l3regs


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/rtl/eth_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g

filenames:
[cell repeats an earlier one in this file: 311 characters]


filenames: cic_c_model_output_ref.txt/cic_input.txt/cic_output_ref.txt/commands.txt
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_cic_ii/c_model/Example


filenames: csr/efc/mac/pcs/top
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/aldec/rtl


filetypes: fffffffffffffffffffffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/src/rtl/lib/mr42

filenames:
[cell repeats an earlier one in this file: 849 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_fb_switch_scheduler/aldec/src_hdl

filenames:
[cell repeats an earlier one in this file: 144 characters]


filetypes: ffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_av_hip_avmm/avalon_mm_128

filenames:
[cell repeats an earlier one in this file: 599 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_rotate_mux


filenames: ptile_pciecv_cii_workaround.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/common/rtl/mentor/cii_workaround


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/intelfpga/example_project/common

filenames:
[cell repeats an earlier one in this file: 1664 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/mentor_vip_ae/axi4stream/examples/ex1_back_to_back_vhd

filenames:
[cell repeats an earlier one in this file: 111 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/altera_parallel_flash_loader_2/altera_pfl2_data_format_adapter

filenames:
[cell repeats an earlier one in this file: 159 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/100g/mentor/rtl/csr

filenames:
[cell repeats an earlier one in this file: 156 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hps/altera_hps_arria_10/util

filenames:
[cell repeats an earlier one in this file: 190 characters]


filenames: common/modules
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/rx/s10_16g/intelfpga

filenames:
[cell repeats an earlier one in this file: 597 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cps_alg_core/src_hdl

filenames:
[cell repeats an earlier one in this file: 143 characters]


filenames: altera_asmi2_csr_controller.sv.terp/altera_asmi2_csr_controller_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/altera_asmi_parallel2/csr_controller


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/HAL


filetypes: dffffdfffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/seriallite_iii/example/example_tb/scripts/sv

filenames:
[cell repeats an earlier one in this file: 265 characters]


filenames: intel_vvp_vvp_to_message_conv.sv/intel_vvp_vvp_to_message_conv_ctrl.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/legacy/intel_vvp_vvp_to_message_conv/aldec/src_hdl


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/intelfpga/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 155 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/hssi_ss/rtl/dr/cpu_dr

filenames:
  c3_reconfig.h/hssi_ss_dr_cpu_hw.tcl/hssi_ss_dr_cpu_onchip_memory2_1_onchip_memory2_1.hex/hssi_ss_sal_cmds.c/main.c/sal.h


filenames: fp_add_a10.vhd/fp_add_s10.vhd/fp_mult_a10.vhd/fp_mult_s10.vhd
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/src/rtl/lib/r22sdf/hdfp


filenames: altera_eth_xgmii_termination.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/mentor


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm
filetypes: ddddddddddddddddddddddddddddddddddddd
filenames:
  altera_arria10_chip_id/altera_asmi_parallel2/altera_asmi_parallel2_top/altera_c10gx_chip_id/altera_config_clock_fabric/altera_config_debug_agent/altera_crcerror_verify/altera_emr_unloader/altera_epcq_controller2/altera_internal_oscillator_atom/altera_jtag_chip_id/altera_nd_mailbox_driver/altera_nd_mailbox_multiplexer/altera_parallel_flash_loader_2/altera_s10_chip_id/altera_s10_configuration_clock/altera_s10_mailbox_client/altera_s10_mailbox_pro_client_lite/altera_s10_mailbox_programmable_client/altera_s10_temperature_sensor/altera_s10_user_rst_clkgate/altera_s10_voltage_sensor/altera_sdm_atom_wrapper/altera_sdm_mbox_bridge/altera_sdm_mbox_fabric/generic_qspi_controller2/intel_crypto_fabric/intel_fpga_anti_tamper_lite/intel_fpga_mailbox_avst_client/intel_fpga_mailbox_client_fabric_wrapper/intel_generic_serial_flash_interface/intel_legacy_asmi_controller/intel_sdm_soft_noc/lib/pr/seu/stratix10_serial_flash_mbox_client


filetypes: fffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/c

filenames:
[cell repeats an earlier one in this file: 112 characters]


filenames: parameter_a10.tcl/parameter_s10.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/hwtesting/system_console/test_parameter


filenames: hdmi20_rx_reg.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/ipxact/rx/intelfpga/hdmi20_rx_registers


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/generic_qspi_controller/HAL


filenames: altera_eth_tse_pcs_pma_lvds.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_lvds/intelfpga


filenames: hyper_opt_OFF_pkg.vhd/hyper_opt_ON_pkg.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/aldec/src/rtl/lib/common/hyper_opt_pkg


filenames: altera_reset_synchronizer.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/rtl/reset_sync


filenames: Audio.pdf
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/altera_up_avalon_audio/doc


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/mentor_vip_ae/axi4/qsys-examples/ex1_back_to_back_sv

filenames:
[cell repeats an earlier one in this file: 226 characters]


filenames: altera_transacto_fabric_hw.tcl/com.altera.transactofabric.jar
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/mm/altera_transacto_fabric


filenames: jtag_basic.tcl/main.tcl/report.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest_sl/common


filenames: Accelerometer_SPI_Mode.pdf
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/doc


filenames: gen_inc.tcl/gen_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/hwtesting/system_console/traffic_controller/gen


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_generic_step_count


filenames: csr/efc/mac/pcs/top
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e2550/25g/synopsys/rtl


filenames: includes.h/os_cpu.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/nios2_ip/altera_nios2/UCOSII/inc


filenames: alt_vip_vfb_sync_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/synopsys/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/3d_lut/intel_vvp_3d_lut_core/synopsys


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/100g/rtl/mac

filenames:
[cell repeats an earlier one in this file: 379 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/st/intel_st_debug_if/intelfpga

filenames:
[cell repeats an earlier one in this file: 199 characters]


filenames: adapters/alt_em10g32.v/alt_em10g32unit.v/rtl
filetypes: dffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/MAC/cadence


filetypes: ffffffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/software/btc_dptx_syslib

filenames:
[cell repeats an earlier one in this file: 129 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/mentor


filenames: altera_eth_rs_demux.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_adapters/altera_eth_rs_demux/aldec


filetypes: ffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/src/synopsys/bitec_dp/common

filenames:
  bitec_dp.v/bitec_dp_apb_2_av.v/bitec_dp_autotest_crc.sv/bitec_dp_aux_bit_ctrl.v/bitec_dp_cdc.v/bitec_dp_cdc_fifo.v/bitec_dp_cdc_pulse.v/bitec_dp_cdc_strobed.v/bitec_dp_cntrl_sym_scrambler.v/bitec_dp_dcfifo.v/bitec_dp_dcfifo_extreg.v/bitec_dp_div.v/bitec_dp_ecf_dec.v/bitec_dp_lpm.v/bitec_dp_mst_timing_dec.v/bitec_dp_prbs7.v/bitec_dp_rem_regs_master.v/bitec_dp_rem_regs_slave.v/bitec_dp_reset_sync.v/bitec_dp_scfifo.v/bitec_dp_scramble.v/bitec_dp_symb_packer.v/bitec_i2c_master.v/bitec_inout_pad.v/bitec_tc_reg.v/dp2p0_mcrc.sv


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_1024_ed/aldec/intel_pcie_bam_v2

filenames:
[cell repeats an earlier one in this file: 246 characters]


filenames: altera_eth_gmii2avst_converter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii2avst_converter/aldec


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_polar_5g/src/intelfpga/rtl/enc

filenames:
[cell repeats an earlier one in this file: 362 characters]


filenames: eip_n3xs_gbox_a2b.sv/eip_n3xs_gbox_b2a.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ilk/ftile/soft_gearbox/intelfpga


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/cadence/altera_pcie_s10_hptxs

filenames:
[cell repeats an earlier one in this file: 172 characters]


filenames: altpcie_a10_tbed_hwtcl.v/verilog
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_a10_tbed/mentor


filenames: altera_eth_tse_avalon_arbiter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/synopsys


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/audio_ip/audio_embed
filetypes: dffffddddd
filenames:
  aldec/audio_embed.ocp/audio_embed.sdc/audio_embed_hw.tcl/audio_embed_wizard.lst/cadence/intelfpga/mentor/src_hdl/synopsys


filenames: dec/enc
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_polar_5g/src/aldec/rtl


filenames: alt_e40_mac.v/common/csr/rx/tx
filetypes: fdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/mac/intelfpga


filenames: altera_sdm_gpio_irq.sv/altera_sdm_gpio_irq_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/altera_sdm_atom_wrapper/altera_sdm_gpio_irq


filenames: soft_pcs/sv_soft_pcs
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_soft_10gbaser/intelfpga


filenames: alt_vip_vert_scaler_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core/aldec/src_hdl


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/altera_pcie_s10_writedatamover

filenames:
[cell repeats an earlier one in this file: 520 characters]


filenames: alt_vip_common_trigger_sync.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_trigger_sync/src_hdl


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hbm/ip_avl_ufi_adapter/aldec


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/altera_s10_mailbox_client/HAL


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/intelfpga/rtl/efc/rx

filenames:
[cell repeats an earlier one in this file: 117 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/mac/tx

filenames:
[cell repeats an earlier one in this file: 401 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/iconnect/alt_hiconnect_scheduler/encoded

filenames:
[cell repeats an earlier one in this file: 175 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_phylite/ip_s10_cfg_ctrl/mentor


filenames: cpriphy_ftile_avmm_if.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/dr_f/synopsys/example_project/common/cpriphy_dr_ed


filetypes: fdfffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/common/rtl/aldec

filenames:
[cell repeats an earlier one in this file: 607 characters]


filenames: alt_vip_common_data_by_line_rearrange.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_data_by_line_rearrange/src_hdl


filenames: alt_vip_common_sop_align.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_sop_align/src_hdl


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/src_hdl

filenames:
[cell repeats an earlier one in this file: 420 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/intelfpga/pcs/common

filenames:
[cell repeats an earlier one in this file: 158 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/UMTS/mentor/src/rtl/map

filenames:
[cell repeats an earlier one in this file: 334 characters]


filenames: j204c_ed_RX_TX_synth.sv.terp/j204c_ss_synth.tcl.terp
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_jesd204c/ed/synthesis


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/mem_ss/ip_csr/intelfpga


filetypes: ffffdfdfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_phylite/ip_s10_sim_ctrl

filenames:
  altera_phylite_s10_sim_ctrl_hw.tcl/common_gui.properties/common_messages.properties/gui.properties/intelfpga/main.tcl/mentor/messages.properties/rtl


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/software/dpdk/dpdk/examples/mcdma-test/perfq

filenames:
  Makefile.txt/README.txt/ifc_qdma_utils.c/ifc_qdma_utils.h/meson.txt/perfq_app.c/perfq_app.h/perfq_bas.c/perfq_stat.c/perfq_threads.c


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/warp/intel_vvp_warp_mem_ctrl/intelfpga


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_message_pipeline_stage


filenames: intel_leac_xip_interface.sv/intel_leac_xip_interface_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/intel_legacy_asmi_controller/intel_leac_xip_interface


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/rtl/tod

filenames:
[cell repeats an earlier one in this file: 114 characters]


filetypes: dfffffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/ilk_regroup

filenames:
  cadence/ilk_buffered_read_scheduler.v/ilk_burst_read_scheduler.v/ilk_compact_words_8.v/ilk_eob_gen_8.v/ilk_packet_annotate.v/ilk_packet_regroup_8.ocp/ilk_packet_regroup_8.v/ilk_regroup_8.v/ilk_rx_channel_filter_8.v/ilk_wide_word_ram_8.v/ilk_wide_word_ram_8_ecc.v/intelfpga/mentor/synopsys


filenames: common/mr42/old_arch/r22sdf
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/mentor/src/rtl/lib


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/example_design/av

filenames:
[cell repeats an earlier one in this file: 159 characters]


filenames: windows
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_a10_ed/software


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/cpriphy/alt_cpriphy_c3/intelfpga/rtl/efifo

filenames:
[cell repeats an earlier one in this file: 176 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/common/rtl/mentor/whr_adapters/adapter_rearch/mainband

filenames:
[cell repeats an earlier one in this file: 191 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e2550/25g/cadence/rtl/efc

filenames:
[cell repeats an earlier one in this file: 100 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/mentor


filenames: tcl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_a10_hip/nf


filenames: altera_external_memory_bfm_vhdl.vhd/altera_external_memory_bfm_vhdl_pkg.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/verification/altera_external_memory_bfm_vhdl


filetypes: ddfffffdffdfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/mem_ss/ip_reset_sim_source

filenames:
  aldec/cadence/common_gui.properties/common_messages.properties/common_params.properties/common_ports.properties/gui.properties/intelfpga/main.tcl/mem_ss_reset_sim_source_hw.tcl/mentor/messages.properties/rtl/synopsys


filenames: alt_vip_crs_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/synopsys/src_hdl


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/HAL


filenames: alt_e100_phy_pma_sv.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/mentor/pma_sv


filetypes: ffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/pcie/common/rtl/spyglass/soft_wrapper/rnr_pcie_ehp/rnr_pcie_ehp_unpack/rtl

filenames:
[cell repeats an earlier one in this file: 699 characters]


filetypes: dfffddddffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_tbed

filenames:
  aldec/altera_pcie_s10_tbed_hw.tcl/altpcie_s10_tbed_bfm_hwtcl.v/altpcie_s10_tbed_hwtcl.v/cadence/intelfpga/mentor/synopsys/tbed_pcie_s10_parameters.tcl/tbed_pcie_s10_port.tcl/verilog


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/alt_vip_dil_vof_scheduler/cadence


filenames: main_rule.tcl/main_tb_rule.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_htile/design_example_rules


filenames: address_decoder_multi_channel_altera_merlin_master_agent_191_mpbm6tq.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/common/hw/dec/mch/altera_merlin_master_agent


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hbm/ip_avl_ufi_adapter/cadence/rtl

filenames:
[cell repeats an earlier one in this file: 111 characters]


filenames: alt_vip_tpg_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/mentor/src_hdl


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_swi/cadence/src_hdl

filenames:
[cell repeats an earlier one in this file: 163 characters]


filenames: gen_inc.tcl/gen_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/hwtesting/system_console/traffic_controller/gen


filenames: altera_eth_link_fault_generation.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/mentor


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/cadence/rddm_ext_tag

filenames:
[cell repeats an earlier one in this file: 280 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/altera_asmi_parallel2/qspi_interface

filenames:
  altera_asmi2_qspi_interface.sv.terp/altera_asmi2_qspi_interface_asmiblock.sv/altera_asmi2_qspi_interface_asmiblock_sim.v/altera_asmi2_qspi_interface_gpio.sv/altera_asmi2_qspi_interface_hw.tcl


filenames: alt_vip_common_sop_align.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_sop_align/src_hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/cadence

filenames:
[cell repeats an earlier one in this file: 150 characters]


filenames: altera_up_avalon_video_stream_merger.v/altera_up_avalon_video_stream_splitter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_stream_router/hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_sample_counter


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/common

filenames:
[cell repeats an earlier one in this file: 100 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_output_interface_bridge/intelfpga


filenames: alt_vip_warp_addr_gen.ocp/alt_vip_warp_addr_gen.sv/alt_vip_warp_multiply.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_warp_addr_gen/src_hdl


filenames: alt_hiconnect_st_reg.sv/alt_hiconnect_st_reg_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/iconnect/alt_hiconnect_st_reg


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/stratix10/common_src/aldec

filenames:
[cell repeats an earlier one in this file: 161 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_a10_hip/rp_avmm_256


filenames: eth_anlt_f_arb.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/eth_anlt_f/mentor/rtl/csr


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/src/aldec/tx_tlp

filenames:
[cell repeats an earlier one in this file: 529 characters]


filenames: altpcie_av_hip_avmm_hwtcl.v/avalon_lite/avalon_mm_128/avalon_stif
filetypes: fddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_av_hip_avmm/cadence


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/emif/hwtcl/altera_emif_s10_hps

filenames:
[cell repeats an earlier one in this file: 196 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ftile/common/rtl/mentor/soft_logics/virtio

filenames:
[cell repeats an earlier one in this file: 203 characters]


filenames: pkt_client.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e50s10/example_project/hwtest/altera/pkt_client


filenames: altera_eth_tse_pcs_pma_phyip.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_phyip/intelfpga


filenames: main.tcl/reg_map_inc.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/example_project/hwtest/altera/sval_top


filenames: alt_vip_tpg_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/intelfpga/src_hdl


filetypes: dffdfffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/pcie/common/rtl/soft_wrapper

filenames:
[cell repeats an earlier one in this file: 382 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/cadence


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hbm/ip_avl_ufi_adapter/synopsys


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/synopsys/reordering

filenames:
[cell repeats an earlier one in this file: 122 characters]


filenames: rnr_pcie_cii_ari_decode.sv/rnr_pcie_cii_workaround.sv/rnr_pcie_qhip_req_ovr.sv/virtio
filetypes: fffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/pcie/common/rtl/intelfpga/soft_wrapper/csb_adaptor


filenames: alt_vip_gamma_corrector_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_gamma_corrector_scheduler/cadence/src_hdl


filenames: aldec/cadence/intel_vvp_axi_zero_pad.sv/intel_vvp_axi_zero_strip.sv/intelfpga/mentor/synopsys
filetypes: ddffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/hdl_modules/zero_pad


filenames: sdi_ii_colorbar_gen.v/sdi_ii_ed_vid_pattgen.v/sdi_ii_makeframe.v/sdi_ii_patho_gen.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_example_design/common/rtl/vid_pattgen


filenames: altera_eth_tse_ftile_phyip_terminator.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_ftile_phyip_terminator/cadence


filetypes: ffddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/rtl/eth_traffic_controller

filenames:
[cell repeats an earlier one in this file: 146 characters]


filenames: altera_eth_lane_decoder.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/intelfpga


filenames: common/mr42/old_arch/r22sdf
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/synopsys/src/rtl/lib


filenames: mem_ss_base_csr_regs.sv/mem_ss_csr_top.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/mem_ss/ip_csr/mentor/rtl


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/common/rtl/intelfpga/whr_adapters/adapter_gen4x8_avmm

filenames:
[cell repeats an earlier one in this file: 696 characters]


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl/ethernet_traffic_controller/eth_std_traffic_controller/crc32/crc32_lib

filenames:
[cell repeats an earlier one in this file: 193 characters]


filenames: alt_vip_motion_detect.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_motion_detect/src_hdl


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/intelfpga/ast2avmm_512_ed/intel_pcie_ed_512

filenames:
[cell repeats an earlier one in this file: 235 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_to_binary


filenames: alt_vip_common_sync.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_sync/src_hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/LTE/intelfpga/src/rtl/decoder

filenames:
[cell repeats an earlier one in this file: 133 characters]


filenames: LdpcEncoder.c/LdpcEncoder_cTB.c/README.txt/p_mat/txt
filetypes: fffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/enc/c


filenames: alt_vip_tpg_const_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_const_alg_core/mentor/src_hdl


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/components/synopsys

filenames:
[cell repeats an earlier one in this file: 1943 characters]


filetypes: ddffddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed

filenames:
  aldec/altera_avalon_dma/altpcied_s10_c2e_hwtcl.sv/altpcied_s10_hwtcl.sv/ast2avmm_512_ed/ast2avmm_bridge_256/ast_sriov/cadence/example_design/intelfpga/mentor/s10_rp_avmm_master/synopsys


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/ed/ed_sim/transport_layer

filenames:
[cell repeats an earlier one in this file: 213 characters]


filenames: pkt_client.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/example_project/hwtest/altera/pkt_client


filetypes: ffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/ilk_100g_mac/synopsys

filenames:
[cell repeats an earlier one in this file: 659 characters]


filenames: alt_vip_video_over_film.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_over_film/intelfpga/src_hdl


filenames: altpcie_pcie_reconfig_bridge.v/altpcie_pll_100_250.v/altpcie_pll_125_250.v/altpcie_rs_serdes.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_avmm/cadence/common


filenames: altera_ldpc_pkg.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_ldpc/src/lib/intelfpga


filenames: tb_run.sh
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse_design_example/tse_ieee1588_s10etile/example_testbench/synopsys/vcs


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_interlacer_scheduler/cadence


filenames: alt_vip_fir_scheduler.ocp/alt_vip_fir_scheduler.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_fir_scheduler/src_hdl


filenames: alt_vip_common_edge_detect_chain.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_edge_detect_chain/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_fir_alg_core/aldec


filenames: gavmm_f_hw.tcl/source/terp
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/alt_xcvr_avmm/gavmm_f


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/synopsys/pcs/tx

filenames:
[cell repeats an earlier one in this file: 411 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/hdl_modules/fifos/cadence

filenames:
[cell repeats an earlier one in this file: 182 characters]


filenames: intel_vvp_ext_to_int_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/schedulers/intel_vvp_ext_to_int_scheduler/mentor/src_hdl


filenames: alt_vip_message_sink_terminator.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_sink_terminator/mentor/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/intelfpga


filenames: altera_rs_ser_transaction_converter.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/rs_ii/src/rs_ucores/dec/altera_rs_ser_transaction_converter/aldec


filenames: pkt_client.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest_sl/altera/pkt_client


filenames: altera_eth_link_fault_generation.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/aldec


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/hslx/aldec

filenames:
[cell repeats an earlier one in this file: 10522 characters]

filetypes:
[cell repeats an earlier one in this file: 472 characters]


filetypes: ffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_avmm/synopsys

filenames:
[cell repeats an earlier one in this file: 141 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/MAC/mentor/adapters/altera_eth_avalon_st_adapter

filenames:
[cell repeats an earlier one in this file: 271 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/LTE/mentor/src/rtl/output

filenames:
[cell repeats an earlier one in this file: 231 characters]


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_fec/synopsys

filenames:
[cell repeats an earlier one in this file: 1832 characters]


filenames: gxb_rx.tcl.terp/gxb_rx_reset.tcl.terp/rx_phy_top.v.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/de_gen/stratix_10/rtl/rx_phy


filenames: main.tcl/reg_map_inc.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest/altera/sval_top


filenames: hps_bridge_avalon_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_hps/fm/hps_bridge_avalon


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_mult_add_nodsp


filenames: HAL/inc/intel_vvp_tmo_sw.tcl/src
filetypes: ddfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_cores/intel_vvp_tmo/sw


filenames: alt_e100_phy.v/csr/pcs
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/aldec


filenames: alt_vip_common_stream_input.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_stream_input/src_hdl


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hbm/ip_abstract_uib/cadence


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_video_packet_encode


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/40g/rtl/csr

filenames:
[cell repeats an earlier one in this file: 215 characters]


filenames: alt_vip_common_fifo.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_fifo/src_hdl


filetypes: fffffffffffffffffffffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/synopsys/src/rtl/lib/mr42

filenames:
[cell repeats an earlier one in this file: 849 characters]


filenames: quartus/rtl/script/software
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/hw_demo/a10_frl_demo


filenames: alt_vip_gamma_corrector_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_gamma_corrector_scheduler/intelfpga/src_hdl


filenames: run_vsim.do
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse_design_example/tse_ieee1588_s10etile/example_testbench/mentor


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/pcie_ss/rtl/intelfpga/hip_if_adaptor

filenames:
  axis_avst_tx_adaptor.sv/pciess_bp_debug.sv/pciess_cfg_ext_ctrl_shadow.sv/pciess_cfg_if.sv/pciess_clock_divider.sv/pciess_cplto_if.sv/pciess_data_pipeline.v/pciess_dual_port_ram.sv/pciess_flr_if.sv/pciess_performance_monitor.sv/pciess_rx_adaptor.sv/pciess_rx_alignment.sv/pciess_rx_converter.sv/pciess_rx_if.sv/pciess_sip_rst_seq.sv/pciess_skid_buffer.v/pciess_tx_if.sv/pciess_txcrdt_if.sv/pciess_vecsync.sv/pciess_vecsync_handshake.sv/pciess_vf_err_if.sv/pciess_virtio_if.sv/tx_adaptor.v/tx_alignment.v/tx_data_builder.v/tx_packer.v/tx_packer_steer.v


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_bps_converter/intelfpga


filenames: alt_vip_common_data_by_line_rearrange.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_data_by_line_rearrange/src_hdl


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/trace/core/altera_trace_capture_controller

filenames:
[cell repeats an earlier one in this file: 308 characters]


filenames: verilog/vhdl
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_testbench/testbench/MAC_PCS


filetypes: ffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_gpio/altera_gpio_driver

filenames:
  altera_gpio_driver.sv/altera_gpio_driver_hw.tcl/altera_gpio_driver_reset.sv/common_gui.properties/intelfpga/mentor/submodules


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/cadence/rtl/core

filenames:
[cell repeats an earlier one in this file: 368 characters]


filenames: intel_vvp_reset_sync.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_reset_sync/intelfpga/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler/cadence


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_highspeed_rs/src/enc/synopsys

filenames:
[cell repeats an earlier one in this file: 134 characters]


filenames: alt_vip_video_input_bridge_cmd.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/intelfpga/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_reset_sync/cadence


filenames: seriallite4_phy_adapter.sv/seriallite4_phy_adapter_pam4.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/seriallite4/src/phy/adapter/mentor


filenames: fft_pack.vhd
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/aldec/src/rtl/lib/old_arch/pkg


filenames: address_decode_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/rtl/address_decoder


filenames: arm_gic_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hps/hard_peripheral_logical_view/arm_gic


filetypes: dfffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/rs_ii/src/rs_ucores/dec/altera_rs_ser_transaction_converter

filenames:
  aldec/altera_rs_ser_transaction_converter.ocp/altera_rs_ser_transaction_converter.sv/altera_rs_ser_transaction_converter_hw.tcl/cadence/intelfpga/mentor/synopsys


filenames: altera_eth_xgmii_crc.v/altera_eth_xgmii_crc32.v/altera_eth_xgmii_crc_gf_mult32_kc.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_crc/cadence


filetypes: dfffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds

filenames:
  aldec/altera_eth_tse_pcs_pma_nf_lvds.sdc/altera_eth_tse_pcs_pma_nf_lvds.v/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl/cadence/intelfpga/mentor/synopsys


filenames: intel_pcie_schd_order.sv/intel_pcie_schd_piped_empty_calc.sv/intel_pcie_schd_scfifo.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/mentor/schd/common


filetypes: dfdfffffdfdfdddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/emif/ip_mem_model/ip_core_ddrt

filenames:
  aldec/altera_emif_mem_model_core_ddrt_hw.tcl/cadence/common_gui.properties/common_messages.properties/common_params.properties/common_ports.properties/gui.properties/intelfpga/main.tcl/mentor/messages.properties/rtl/spyglass/synopsys/util.tcl


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_vid/vid_ctl/synopsys

filenames:
[cell repeats an earlier one in this file: 158 characters]


filenames: alt_e40_tx_e4x10_base.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/phy/pma_siv/alt_e40_tx_e4x10


filenames: altera_avalon_dma_256_hwtcl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/aldec/altera_avalon_dma


filenames: alt_vip_packet_mux.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/intelfpga/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_ro_reg_servicer/mentor


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_sriov/aldec/bench

filenames:
[cell repeats an earlier one in this file: 125 characters]


filenames: example_testbench/hardware_test_design/manual.spd.txt
filetypes: ddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse_design_example/tse_ieee1588_s10etile


filenames: alt_e40_adapter.v/alt_e40_wide_l2if_rx_mux.v/alt_e40_wide_l2if_tx.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40/40g/rtl/intelfpga/ast


filetypes: fffffdfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/rtl/ethernet_traffic_controller/eth_std_traffic_controller

filenames:
[cell repeats an earlier one in this file: 168 characters]


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/ilk_50g_mac/synopsys

filenames:
[cell repeats an earlier one in this file: 417 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/mentor_vip_ae/common/questa_mvc_core/linux_gcc-6.2.0_vcs

filenames:
  libaxi4_IN_SystemVerilog_VCS_full_DVC.so/libaxi4stream_IN_SystemVerilog_VCS_full_DVC.so/libaxi_IN_SystemVerilog_VCS_full_DVC.so/libquesta_mvc_lic.so/libquesta_mvc_lic_no_tcl.so/libquesta_mvc_sliver_VPI.so/libxkbcommon.so


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/input_output/altera_up_avalon_de0_nano_adc/hdl

filenames:
[cell repeats an earlier one in this file: 104 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 155 characters]


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/src/rtl/lib/old_arch

filenames:
[cell repeats an earlier one in this file: 1642 characters]


filetypes: fffffffffffffffffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/src/mentor/bitec_dp/tx

filenames:
[cell repeats an earlier one in this file: 906 characters]


filenames: intel_vvp_axi_to_msg.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/legacy/intel_vvp_axi_to_msg/synopsys/src_hdl


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_uflex_interlaken/components/mentor

filenames:
[cell repeats an earlier one in this file: 2725 characters]

filetypes:
[cell repeats an earlier one in this file: 107 characters]


filenames: altera_xcvr_reset_controller_a10.qsys/altera_xcvr_reset_controller_txpll_a10.qsys
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl/xcvr_reset_controller


filenames: altera_eth_tse_channel_adapter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_channel_adapter/intelfpga


filenames: include/mk/src
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/software/user/common


filenames: altera_gpio.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_gpio/altera_gpio_core10/intelfpga


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/stratix10/cpu

filenames:
[cell repeats an earlier one in this file: 127 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e2550/50g/cadence/rtl/csr

filenames:
[cell repeats an earlier one in this file: 193 characters]


filenames: aldec/cadence/intel_vvp_warp_top_hw.tcl/intelfpga/mentor/src_hdl/synopsys
filetypes: ddfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/warp/intel_vvp_warp_top


filenames: altera_eth_loopback.v/altera_eth_loopback_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/enc/intelfpga/rtl/core

filenames:
[cell repeats an earlier one in this file: 103 characters]


filetypes: dfdfdffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/hwtesting/system_console

filenames:
[cell repeats an earlier one in this file: 120 characters]


filenames: chaining_dma
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/aldec/example_design/verilog


filenames: includes.h/os_cpu.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/nios2_ip/altera_nios2_gen2/UCOSII/inc


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/cpriphy/alt_cpriphy_c3/rtl/rst_ctrl

filenames:
[cell repeats an earlier one in this file: 117 characters]


filenames: alt_vip_common_shift_mux.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_shift_mux/src_hdl


filenames: altera_up_avalon_video_lt24_controller_hw.tcl/hdl
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_lt24_controller


filenames: alt_vip_video_input_bridge_cmd.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/synopsys/src_hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/hsls10/fmh/mentor

filenames:
[cell repeats an earlier one in this file: 109 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/lib/phy_adapter/aldec

filenames:
[cell repeats an earlier one in this file: 188 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/aldec


filetypes: ffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_av_hip_avmm/mentor/avalon_mm_128

filenames:
[cell repeats an earlier one in this file: 599 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/cpriphy/alt_cpriphy_c3/mentor


filenames: altera_dib_arch_aux.sv/altera_dib_arch_aux_bufs.sv/altera_dib_arch_aux_io_wrp.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dib/ip_dib_aux/intelfpga/rtl


filenames: axilite2avmm/csr/pciess_lite_csr_router.sv/pciess_lite_csr_termination.sv/pciess_lite_mstr2slv.sv
filetypes: ddfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/pcie_ss/rtl/intelfpga/lite_csr


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken/alt_ntrlkn_4l_3g/mentor

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filetypes: ffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g_ptp/synopsys

filenames:
[cell repeats an earlier one in this file: 647 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40/example_project/common

filenames:
[cell repeats an earlier one in this file: 1281 characters]


filenames: issp.tcl/kr4.tcl/kr4_ml.tcl/kr_lpbk.tcl/main.tcl/main_ml.tcl
filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest_sl/kr4


filenames: alt_vip_common_onehot_to_binary.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_onehot_to_binary/src_hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_sriov/bench

filenames:
[cell repeats an earlier one in this file: 125 characters]


filenames: default_test_params_pkg.sv.terp/ed_sim
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/simulation


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/40g/aldec/rtl/mac

filenames:
[cell repeats an earlier one in this file: 222 characters]


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/100g_bm_vhd/cadence

filenames:
[cell repeats an earlier one in this file: 783 characters]


filetypes: fffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/verification/altera_nios2_custom_instr_slave_bfm

filenames:
  altera_nios2_custom_instr_slave_bfm.sv/altera_nios2_custom_instr_slave_bfm_hw.tcl/altera_nios2_custom_instr_slave_bfm_vhdl_wrapper.sv/intelfpga/mentor


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/mem_ss/ip_msa_ddr4/ip_fm/cadence/rtl

filenames:
[cell repeats an earlier one in this file: 184 characters]


filetypes: ffffffffffffdfddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi

filenames:
[cell repeats an earlier one in this file: 411 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_sample_counter


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/cpriphy/cpriphy_ftile/example_project/hwtest_sl/src

filenames:
[cell repeats an earlier one in this file: 292 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core/mentor


filenames: altera_16550_uart.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_16550_uart/aldec/top


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/LTE/synopsys/src/rtl/map

filenames:
[cell repeats an earlier one in this file: 313 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/mac/mentor/rx

filenames:
[cell repeats an earlier one in this file: 427 characters]


filenames: ast2avmm_bridge_256_hwtcl.sv/ast2avmm_bridge_c2e_256_hwtcl.sv/rp_avmm_256
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/synopsys/ast2avmm_bridge_256


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/av/presets

filenames:
[cell repeats an earlier one in this file: 361 characters]


filenames: alt_vip_common_shift_mux.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_shift_mux/src_hdl


filenames: intel_hdmi_rx_core_phy_intf.v/intel_hdmi_rx_oversample.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/phy_intf/rx/mentor


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/hsl23a10/common/aldec

filenames:
[cell repeats an earlier one in this file: 292 characters]


filenames: intel_vvp_axi_master_stub.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_axi_master_stub/aldec/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_mult_add_nodsp


filenames: aldec/cadence/intel_vvp_axi_master_stub_hw.tcl/intelfpga/mentor/src_hdl/synopsys
filetypes: ddfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_axi_master_stub


filenames: alt_aeu_40/kr4/optical_module/pkt_client/sval_top
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/example_project/hwtest/altera


filetypes: ffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_example_design/common/simulation

filenames:
  aldec.do.terp/mentor.do.terp/testbench/vcs_filelist.sh.terp/vcs_sim.sh.terp/vcsmx_sim.sh.terp/xcelium_sim.sh.terp


filenames: alt_vip_crs_scheduler.ocp/alt_vip_crs_scheduler.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/src_hdl


filenames: soft_lckppm_det.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/soft_lockppm_det/synopsys


filetypes: dfffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/components

filenames:
  cadence/ilk_a10mlab.v/ilk_aclr_filter.v/ilk_add3_cmp3.v/ilk_addr_gen.v/ilk_asc_to_lcd.v/ilk_avgzmlab.v/ilk_barrel_layer.v/ilk_barrel_shift.v/ilk_barrelshift_8to1.v/ilk_barrelshift_words_8.v/ilk_bin_to_asc_hex.v/ilk_cal_sv.v/ilk_char_type.v/ilk_clock_crossing_fifo.v/ilk_compressor_12to4.v/ilk_compressor_3to2.v/ilk_compressor_3to2_p2.v/ilk_compressor_4to3.v/ilk_compressor_4to3_p3.v/ilk_compressor_5to3.v/ilk_compressor_5to3_p4.v/ilk_compressor_6to3.v/ilk_count_to_here_12.v/ilk_crc24_dat64_only_flat.v/ilk_crc24_multiple_upto2.v/ilk_crc24_multiple_upto3.v/ilk_crc24_multiple_upto4.v/ilk_crc24_multiple_upto5.v/ilk_crc24_multiple_upto6.v/ilk_crc24_multiple_upto7.v/ilk_crc24_multiple_upto8.v/ilk_crc24_multiple_upto9.v/ilk_crc24_zer64_flat.v/ilk_crc24_zer64x2_flat.v/ilk_crc24_zer64x3_flat.v/ilk_crc24_zer64x4_flat.v/ilk_crc24_zer64x5_flat.v/ilk_crc24_zer64x6_flat.v/ilk_crc24_zer64x7_flat.v/ilk_crc24_zer64x8_flat.v/ilk_crc24_zer64x9_flat.v/ilk_cross_bus.v/ilk_dcfifo_m20k_ecc.v/ilk_dcfifo_mlab.v/ilk_dcfifo_s5m20k.v/ilk_delay_regs.v/ilk_eq_5_ena.v/ilk_err_handler.v/ilk_frequency_monitor.v/ilk_gray_cntr_4_sl.v/ilk_gray_cntr_5_sl.v/ilk_gray_to_bin_5.v/ilk_index_with_restart_12.v/ilk_index_with_restart_3.v/ilk_index_with_restart_6.v/ilk_jtag_term_master.v/ilk_jtag_to_c_probe.v/ilk_mult16.v/ilk_mx12_ena.v/ilk_mx16r.v/ilk_mx4r.v/ilk_mx8r.v/ilk_mx_nto1_r.v/ilk_neq_5_ena.v/ilk_page_dealer_12.v/ilk_page_grabber_12.v/ilk_pipelined_any_flag.v/ilk_priority_12.v/ilk_priority_6.v/ilk_priority_6_upper.v/ilk_pulse_stretch_sync.v/ilk_pwm9.v/ilk_reco_triplet.v/ilk_reset_delay.v/ilk_rst_ctrl.v/ilk_rst_sync.v/ilk_rx_buffer_fifo_2.v/ilk_s5m20k_ecc_1r1w.v/ilk_s5m20k_ecc_off.v/ilk_s5m20k_group.v/ilk_s5mlab.v/ilk_sample_crossdomain.v/ilk_scfifo_mlab.v/ilk_six_three_comp.v/ilk_status_sync.v/ilk_sum_of_3bit_pair.v/ilk_sv_temp_sense.v/ilk_sync_fifo_mlab.v/ilk_sync_regs_aclr_m2.v/ilk_temp_sense.v/ilk_tx_buffer_fifo_ram_loose.v/ilk_wram_s5m20k.v/ilk_wys_lut.v/intelfpga/mentor/synopsys


filetypes: fffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/mentor/altera_pcie_s10_512_adapter

filenames:
[cell repeats an earlier one in this file: 641 characters]


filenames: altera_eth_lane_decoder.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/synopsys


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/rtl/tod

filenames:
[cell repeats an earlier one in this file: 114 characters]


filenames: altera_eth_tse_bridge.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_bridge/cadence


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e50s10/hslx/cadence

filenames:
  alt_e100s10_synchronizer.v/alt_e2550_aclr_filter.v/alt_e2550_add6t1.v/alt_e2550_addc2h0t1.v/alt_e2550_alignmon32768e8.v/alt_e2550_alignmon512e8.v/alt_e2550_and11t2.v/alt_e2550_and2t0.v/alt_e2550_and2t1.v/alt_e2550_and3t0.v/alt_e2550_and3t1.v/alt_e2550_and4t0.v/alt_e2550_and4t1.v/alt_e2550_and5t0.v/alt_e2550_and5t1.v/alt_e2550_and6t0.v/alt_e2550_and6t1.v/alt_e2550_and8t2.v/alt_e2550_cnt10.v/alt_e2550_cnt2.v/alt_e2550_cnt6.v/alt_e2550_cnt6c.v/alt_e2550_cnt6cd.v/alt_e2550_cnt6i.v/alt_e2550_cnt6ic.v/alt_e2550_cnt8ci.v/alt_e2550_cnt8i.v/alt_e2550_cnt9ci.v/alt_e2550_compressor_4to3.v/alt_e2550_dec4t1.v/alt_e2550_delay1w4.v/alt_e2550_delay2w1.v/alt_e2550_delay2w2.v/alt_e2550_delay2w5.v/alt_e2550_delay3w1.v/alt_e2550_delay3w64.v/alt_e2550_delay4w1.v/alt_e2550_descram128.v/alt_e2550_dlv66.v/alt_e2550_ebip2.v/alt_e2550_edesk4.v/alt_e2550_eq2t0.v/alt_e2550_eq2t1.v/alt_e2550_eq4t1.v/alt_e2550_eq_10_const.v/alt_e2550_eqc15h7fe8t2.v/alt_e2550_eqc19h4e1fbt2.v/alt_e2550_eqc4h9t1.v/alt_e2550_eqc4hft1.v/alt_e2550_eqc5h08t1.v/alt_e2550_eqc5h0ft1.v/alt_e2550_eqc5h18t1.v/alt_e2550_eqc5h1bt1.v/alt_e2550_eqc5h1dt1.v/alt_e2550_eqc5h1ft1.v/alt_e2550_eqc9h1e8t2.v/alt_e2550_eqc9h1fbt2.v/alt_e2550_eqc9h1fdt2.v/alt_e2550_etag2_20_22.v/alt_e2550_etag2_21_23.v/alt_e2550_etagid.v/alt_e2550_etagro4.v/alt_e2550_ethdec.v/alt_e2550_ethenc.v/alt_e2550_fmon8.v/alt_e2550_frmwatch.v/alt_e2550_hw_reg.v/alt_e2550_ilv66.v/alt_e2550_lut6.v/alt_e2550_metronome320000.v/alt_e2550_mlab.sv/alt_e2550_mlab16a1r1w1.v/alt_e2550_mlab64a2r1w1.v/alt_e2550_mlab69a5r1w1.v/alt_e2550_mux2w1t0s0.v/alt_e2550_mux2w1t0s1.v/alt_e2550_mux2w1t0s2.v/alt_e2550_mux2w1t1s2.v/alt_e2550_mux2w2t0s0.v/alt_e2550_mux2w2t0s1.v/alt_e2550_mux2w2t1s1.v/alt_e2550_mux2w33t0s0.v/alt_e2550_mux2w33t0s1.v/alt_e2550_mux2w33t1s1.v/alt_e2550_mux2w66t0s0.v/alt_e2550_mux2w66t0s1.v/alt_e2550_mux2w66t1s1.v/alt_e2550_mux2w7t0s0.v/alt_e2550_mux2w7t0s1.v/alt_e2550_mux2w7t1s1.v/alt_e2550_mux4w1t0s0.v/alt_e2550_mux4w1t0s1.v/alt_e2550_mux4w1t1s1.v/alt_e2550_mux4w33t0s0.v/alt_e2550_mux4w33t0s1.v/alt_e2550_mux4w33t1s1.v/alt_e2550_mux4w36t0s0.v/alt_e2550_mux4w36t0s1.v/alt_e2550_mux4w36t1s1.v/alt_e2550_mux4w3t0s0.v/alt_e2550_mux4w3t0s1.v/alt_e2550_mux4w3t1s1.v/alt_e2550_mux4w66t0s0.v/alt_e2550_mux4w66t0s1.v/alt_e2550_mux4w66t1s1.v/alt_e2550_mux4w96t0s0.v/alt_e2550_mux4w96t0s1.v/alt_e2550_mux4w96t1s1.v/alt_e2550_mux8w1t2s1.v/alt_e2550_mx16r.v/alt_e2550_mx4r.v/alt_e2550_ohbin4.v/alt_e2550_opp33t3.v/alt_e2550_opp3t0.v/alt_e2550_opp3t1.v/alt_e2550_or2t0.v/alt_e2550_or2t1.v/alt_e2550_or4t0.v/alt_e2550_or4t1.v/alt_e2550_or8t2.v/alt_e2550_perminv4.v/alt_e2550_pulse2.v/alt_e2550_pulse64.v/alt_e2550_pulse8.v/alt_e2550_ripple16.v/alt_e2550_scram128.v/alt_e2550_secwa66.v/alt_e2550_subc2h0t1.v/alt_e2550_swap132.v/alt_e2550_swap66.v/alt_e2550_sync16m.v/alt_e2550_sync1r1.v/alt_e2550_sync1r2.v/alt_e2550_twodel69.v/alt_e2550_wdly33.v/alt_e2550_wys_lut.v/alt_e2550_xor1t0.v/alt_e2550_xor1t1.v/alt_e2550_xor2t0.v/alt_e2550_xor2t1.v/alt_e2550_xor3t0.v/alt_e2550_xor3t1.v/alt_e2550_xor4t0.v/alt_e2550_xor4t1.v/alt_e2550_xor5t0.v/alt_e2550_xor5t1.v/alt_e2550_xor6t0.v/alt_e2550_xor6t1.v/alt_e50s10_addc1h1t1.v/alt_e50s10_addc2h0t1.v/alt_e50s10_addc2h1t1.v/alt_e50s10_addc3h2t1.v/alt_e50s10_addc3h3t1.v/alt_e50s10_addc3h4t1.v/alt_e50s10_addc3h5t1.v/alt_e50s10_addc4h6t1.v/alt_e50s10_addc5h10t1.v/alt_e50s10_addc5h11t1.v/alt_e50s10_adder.v/alt_e50s10_altera_std_synchronizer_nocut.v/alt_e50s10_and11t2.v/alt_e50s10_and2t0.v/alt_e50s10_and2t1.v/alt_e50s10_and3t0.v/alt_e50s10_and3t1.v/alt_e50s10_and4t0.v/alt_e50s10_and4t1.v/alt_e50s10_and5t0.v/alt_e50s10_and5t1.v/alt_e50s10_and6t0.v/alt_e50s10_and6t1.v/alt_e50s10_avmm_combine.v/alt_e50s10_cnt2c.v/alt_e50s10_cnt3c.v/alt_e50s10_cnt4c.v/alt_e50s10_cnt5.v/alt_e50s10_cnt5c.v/alt_e50s10_cnt7c.v/alt_e50s10_crc32_acc_2_t2.v/alt_e50s10_crc32_da_2_t6.v/alt_e50s10_crc32_f_2_t15.v/alt_e50s10_crc32_rb_1_t2.v/alt_e50s10_crc32_rb_2_t2.v/alt_e50s10_crc32_rb_4_t2.v/alt_e50s10_crc32_rba_t6.v/alt_e50s10_crc32_s64_t2.v/alt_e50s10_crc32_w_2_t9.v/alt_e50s10_crc32_z64_1_t2.v/alt_e50s10_crc32_z64_2_t2.v/alt_e50s10_crccmp33w1t3.v/alt_e50s10_crccmp33w2t3.v/alt_e50s10_crcpt.v/alt_e50s10_delay13w32c.v/alt_e50s10_delay13w64c.v/alt_e50s10_delay13w8c.v/alt_e50s10_delay16w1.v/alt_e50s10_delay18w2.v/alt_e50s10_delay18w64c.v/alt_e50s10_delay19w2.v/alt_e50s10_delay19w64.v/alt_e50s10_delay1w1.v/alt_e50s10_delay29w1.v/alt_e50s10_delay2w1.v/alt_e50s10_delay2w2.v/alt_e50s10_delay2w34.v/alt_e50s10_delay2w4.v/alt_e50s10_delay2w9.v/alt_e50s10_delay3w1.v/alt_e50s10_delay3w34c.v/alt_e50s10_delay4w1.v/alt_e50s10_delay4w2.v/alt_e50s10_delay4w64c.v/alt_e50s10_delay5w2.v/alt_e50s10_delay6w1.v/alt_e50s10_delay6w11c.v/alt_e50s10_delay6w64c.v/alt_e50s10_delay7w44c.v/alt_e50s10_delay8w1.v/alt_e50s10_delay9w6c.v/alt_e50s10_delay_reg.v/alt_e50s10_dip8_32.v/alt_e50s10_ecrcins.v/alt_e50s10_eq20t3.v/alt_e50s10_eq2t0.v/alt_e50s10_eq2t1.v/alt_e50s10_eq33t3.v/alt_e50s10_eq3t0.v/alt_e50s10_eq3t1.v/alt_e50s10_eq9t2.v/alt_e50s10_eqc15h7ffbt2.v/alt_e50s10_eqc4h0t1.v/alt_e50s10_eqc4h5t1.v/alt_e50s10_eqc4hft1.v/alt_e50s10_eqc5h0dt1.v/alt_e50s10_eqc5h1bt1.v/alt_e50s10_eqc5h1dt1.v/alt_e50s10_eqc5h1ft1.v/alt_e50s10_eqc8h00t2.v/alt_e50s10_eqc9h0d5t2.v/alt_e50s10_eqc9h1fbt2.v/alt_e50s10_extended_stats_vector.v/alt_e50s10_fd07ins.v/alt_e50s10_flagover2t2.v/alt_e50s10_frame_1024to1518b.v/alt_e50s10_frame_128to255b.v/alt_e50s10_frame_1519tomax.v/alt_e50s10_frame_256to511b.v/alt_e50s10_frame_512to1023b.v/alt_e50s10_frame_64b.v/alt_e50s10_frame_65to127b.v/alt_e50s10_gte_with_const_16b.v/alt_e50s10_hw_reg.v/alt_e50s10_inpkt2t1.v/alt_e50s10_locklag5.v/alt_e50s10_lte.v/alt_e50s10_lte_with_const_16b.v/alt_e50s10_lut6.v/alt_e50s10_metronome32768.v/alt_e50s10_metronome512.v/alt_e50s10_mlab.sv/alt_e50s10_mlab11a3r1w1.v/alt_e50s10_mlab16a1r1w1.v/alt_e50s10_mlab2a5r1w1.v/alt_e50s10_mlab32a4r1w1.v/alt_e50s10_mlab34a2r1w1.v/alt_e50s10_mlab44a3r1w1.v/alt_e50s10_mlab64a2r1w1.v/alt_e50s10_mlab64a3r1w1.v/alt_e50s10_mlab64a4r1w1.v/alt_e50s10_mlab64a5r1w1.v/alt_e50s10_mlab6a3r1w1.v/alt_e50s10_mlab8a4r1w1.v/alt_e50s10_mlab_32word_32bit.v/alt_e50s10_mtywipe.v/alt_e50s10_mtywipe_comb.v/alt_e50s10_mux2w1t0s0.v/alt_e50s10_mux2w32t0s0.v/alt_e50s10_mux2w32t0s1.v/alt_e50s10_mux2w32t0s2.v/alt_e50s10_mux2w32t1s2.v/alt_e50s10_mux2w40t0s0.v/alt_e50s10_mux2w40t0s1.v/alt_e50s10_mux2w40t1s1.v/alt_e50s10_mux2w56t0s0.v/alt_e50s10_mux2w56t1s0.v/alt_e50s10_mux2w8t0s0.v/alt_e50s10_mux2w8t1s0.v/alt_e50s10_mux2w8t2s0.v/alt_e50s10_mux2w9t0s0.v/alt_e50s10_mux2w9t0s1.v/alt_e50s10_mux2w9t1s1.v/alt_e50s10_mux4w1t0s0.v/alt_e50s10_mux4w8t0s0.v/alt_e50s10_mux4w8t1s0.v/alt_e50s10_mux4w8t2s0.v/alt_e50s10_mux4w9t0s0.v/alt_e50s10_mux4w9t1s0.v/alt_e50s10_mux8w9t2s0.v/alt_e50s10_mx16r.v/alt_e50s10_mx4r.v/alt_e50s10_octets_ok.v/alt_e50s10_ohbin8.v/alt_e50s10_opp2t0.v/alt_e50s10_opp2t1.v/alt_e50s10_opp32t3.v/alt_e50s10_opp3t0.v/alt_e50s10_opp3t1.v/alt_e50s10_or16t2.v/alt_e50s10_or1t0.v/alt_e50s10_or1t1.v/alt_e50s10_or1t2.v/alt_e50s10_or2t0.v/alt_e50s10_or2t1.v/alt_e50s10_or2t2.v/alt_e50s10_or4t0.v/alt_e50s10_or4t1.v/alt_e50s10_pipeline_adder_16b.v/alt_e50s10_pulse128.v/alt_e50s10_pulse16.v/alt_e50s10_pulse2.v/alt_e50s10_pulse_stretcher.v/alt_e50s10_readmii2.v/alt_e50s10_ready_skid.v/alt_e50s10_reset_synchronizer.v/alt_e50s10_shr88s3h8.v/alt_e50s10_stat_ram_16x64b.v/alt_e50s10_stats_counters.v/alt_e50s10_status_sync.v/alt_e50s10_subc2h0t1.v/alt_e50s10_subc3h3t1.v/alt_e50s10_subc3h4t1.v/alt_e50s10_subc3h6t1.v/alt_e50s10_subc4hat1.v/alt_e50s10_subc5h0ft1.v/alt_e50s10_subc5h10t1.v/alt_e50s10_sv.v/alt_e50s10_sync16m.v/alt_e50s10_sync1r1.v/alt_e50s10_sync1r2.v/alt_e50s10_sync2r2.v/alt_e50s10_sync_read.v/alt_e50s10_synchronizer.v/alt_e50s10_synchronizer_rst.v/alt_e50s10_syncnr2.v/alt_e50s10_tx_fc_arbiter_ctrl.v/alt_e50s10_tx_fc_ctrl.v/alt_e50s10_tx_fc_onoff_ctrl.v/alt_e50s10_tx_fc_pb_conv.v/alt_e50s10_tx_fc_pb_timer.sv/alt_e50s10_xor1t0.v/alt_e50s10_xor1t1.v/alt_e50s10_xor2t0.v/alt_e50s10_xor2t1.v/alt_e50s10_xor3t0.v/alt_e50s10_xor3t1.v/alt_e50s10_xor4t0.v/alt_e50s10_xor4t1.v/alt_e50s10_xor5t0.v/alt_e50s10_xor5t1.v/alt_e50s10_xor6t0.v/alt_e50s10_xor6t1.v

filetypes:
  fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filenames: intel_vvp_input_interface_bridge.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_input_interface_bridge/src_hdl


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/src/cadence/control_reg

filenames:
[cell repeats an earlier one in this file: 209 characters]


filenames: csr
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/eth_anlt_f/intelfpga/rtl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/hsls10/fmh/cadence

filenames:
[cell repeats an earlier one in this file: 109 characters]


filetypes: dddddddddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_common_design_example_rules

filenames:
[cell repeats an earlier one in this file: 218 characters]


filenames: avst_credit_to_ready.sv.terp/avst_credit_to_ready_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/avalon_st_credit/avst_credit_to_ready


filenames: auk_vit_par_ber_atl.vhd/auk_vit_par_bmp_atl.vhd/auk_vit_par_top_atl.vhd/auk_vit_par_trb_atl.vhd
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_vit_ii/src/rtl/Parallel/cadence


filenames: gdr_rsfec_c_model
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/directphy_f/verif/gdr_altuvm/tb/model


filenames: s5mlab.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/hsl18/fmh/mentor


filenames: build_sw.sh/build_sw_hdcp.sh
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/hw_demo/stratix_10/script


filenames: aldec/alt_vip_message_width_adapt_hw.tcl/cadence/intelfpga/mentor/src_hdl/synopsys
filetypes: dfddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_width_adapt


filenames: gen/mon
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_testbench/testbench/models/verilog/ethernet_model


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_onehot_to_binary


filenames: eth_1588_traffic_controller_top.v/tc_1588_10g
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC/hardware_test_design/common/tc_1g/eth_1588_tc


filenames: altera_eth_xgmii_crc.v/altera_eth_xgmii_crc32.v/altera_eth_xgmii_crc_gf_mult32_kc.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_crc/synopsys


filenames: csr_scripts/design_example_components/source
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_10g_design_example


filetypes: fffffdfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/rtl/ethernet_traffic_controller/eth_std_traffic_controller

filenames:
[cell repeats an earlier one in this file: 168 characters]


filenames: alt_aeu_40/kr4/optical_module/pkt_client/sval_top
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e50s10/example_project/hwtest/altera


filenames: pkt_client.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/hssi_ss/example_project/hwtest_sl/altera/pkt_client


filenames: sdi_ii_tb_control.v/tb_clk_rst.v/tb_data_delay.v/tb_serial_delay.sv/tb_tasks.v
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_example_design/common/simulation/testbench/tb_control


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/synopsys/altera_pcie_s10_cra

filenames:
[cell repeats an earlier one in this file: 286 characters]


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/src/mentor/bitec_dp/tx/ss

filenames:
[cell repeats an earlier one in this file: 281 characters]


filenames: common/hwtest/templates
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/example_project


filenames: intel_fpga_anti_tamper_lite.sv/intel_fpga_anti_tamper_lite_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/intel_fpga_anti_tamper_lite


filenames: altera_pcie_hip_s10.txt/build_stp.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/stp


filenames: altera_xcvr_10gbase_kr.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr/intelfpga


filenames: emif_effmon_toolkit.tcl/packages
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/emif/system_console_toolkits/emif_effmon


filenames: alt_e40_sys_pll_sv_100/alt_e40_sys_pll_sv_100.qip/alt_e40_sys_pll_sv_100.v
filetypes: dff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/example/common/alt_e40_sys_pll_sv_100


filenames: main.tcl.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/jesd204c_f/ed/scripts/hwtest


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_mii_decoder/mentor

filenames:
[cell repeats an earlier one in this file: 121 characters]


filetypes: ffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_sl3/src/phy/soft_pcs/cadence

filenames:
[cell repeats an earlier one in this file: 962 characters]


filenames: alt_e2550_avl_filter.v/alt_e25_reset.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e2550/25g/aldec/rtl/top


filenames: alt_vip_chroma_key_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_chroma_key_alg_core/aldec/src_hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/asic_emu/intel_rdbk_wrbk/aldec/sector_level

filenames:
[cell repeats an earlier one in this file: 163 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_mirror


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hmcc/2f8l
filetypes: ffffffffffffffffdddd
filenames:
  altera_hmcc_crc_1_2f8l.sv/altera_hmcc_crc_9_2f8l.sv/altera_hmcc_delimiter_2f8l.sv/altera_hmcc_error_response_queue_2f8l.sv/altera_hmcc_irtry_counter_2f8l.sv/altera_hmcc_packer_2f8l.sv/altera_hmcc_packet_creation_2f8l.sv/altera_hmcc_response_queue_2f8l.sv/altera_hmcc_retry_buffer_2f8l.sv/altera_hmcc_retry_counter_2f8l.sv/altera_hmcc_rx_2f8l.sv/altera_hmcc_seq_checker_2f8l.sv/altera_hmcc_tx_2f8l.ocp/altera_hmcc_tx_2f8l.sv/altera_hmcc_tx_crc32k_2f8l.sv/altera_hmcc_wys_lut_inc.iv/cadence/intelfpga/mentor/synopsys


filetypes: dddddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/common/rtl/mentor/whr_adapters

filenames:
  adapter_common/adapter_gen4x8/adapter_gen4x8_avmm/adapter_rearch/adapter_single_segment/ptile_pcie_adapter_avst_wrapper.sv


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_sync_generation


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/tmo/intel_vvp_tmo_ram/intelfpga


filetypes: dffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter

filenames:
  aldec/altera_eth_tse_avalon_arbiter.v/altera_eth_tse_avalon_arbiter_hw.tcl/cadence/intelfpga/mentor/synopsys


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/example_testbench/40g_kr4_a10

filenames:
[cell repeats an earlier one in this file: 176 characters]


filenames: intel_hdmi_clock_sync.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/phy_intf/common/mentor


filenames: model
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/directphy_f/verif/gdr_altuvm/tb


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_adv_seu_detection/mentor

filenames:
[cell repeats an earlier one in this file: 171 characters]


filenames: alt_vip_tpg_sdi_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_sdi_alg_core/synopsys/src_hdl


filenames: altera_eth_packet_overflow_control.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/aldec


filetypes: ddfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_top

filenames:
[cell repeats an earlier one in this file: 156 characters]


filetypes: fffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hbm/ip_tg_avl/intelfpga/rtl

filenames:
[cell repeats an earlier one in this file: 853 characters]


filetypes: ffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g_ptp/aldec

filenames:
[cell repeats an earlier one in this file: 647 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_pkt_demux/aldec


filenames: alt_aeu_40_status_sync.v/alt_aeu_40_sync_arst.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/mentor/rtl/lib


filenames: kr4.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/example_project/hwtest/altera/kr4


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/aldec


filenames: altera_eth_tse_pcs_pma_gxb.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_gxb/cadence


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/trace/monitors/altera_avst_tmon_mlab

filenames:
[cell repeats an earlier one in this file: 273 characters]


filenames: make.m/polar5g_codec_tb.m/polar5g_dec_top_fxp_mexWrap.c/polar5g_enc_top_fxp_mexWrap.c
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_polar_5g/src/matlab


filenames: altera_eth_crc.v/crc32.v/gf_mult32_kc.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/aldec


filetypes: fffffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/rtl/eth_traffic_controller

filenames:
[cell repeats an earlier one in this file: 203 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/cadence


filenames: altera_instrumentation_mirror_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/core/altera_instrumentation_mirror


filenames: intel_vvp_slave_data_split.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_slave_data_split/src_hdl


filenames: intel_vvp_common_simple_dpram.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/hdl_modules/rams/synopsys


filenames: altera_eth_statistics_collector.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_statistics_collector/mentor


filenames: altera_ldpc_dvb_enc/altera_ldpc_nasa_enc/altera_ldpc_wifi_enc/altera_ldpc_wimedia_enc
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/synopsys/altera_pcie_s10_readdatamover

filenames:
[cell repeats an earlier one in this file: 331 characters]


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/input_output/altera_up_avalon_adc/HAL


filenames: polar5g_dec_tb.sv.terp/polar5g_enc_tb.sv.terp/td_enc/td_list4/td_list8
filetypes: ffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_polar_5g/src/rtl/testbench


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/MAC/intelfpga/adapters/altera_eth_xgmii_width_adaptor

filenames:
[cell repeats an earlier one in this file: 200 characters]


filenames: dynamic_reconfiguration_hardware/dynamic_reconfiguration_sim
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_RSFEC/software


filenames: altera_eth_link_fault_generation_unidirectional.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation_unidirectional/aldec


filenames: eth_ultra_mac_inc.tcl/eth_ultra_phy_inc.tcl/eth_ultra_stats_inc.tcl/main.tcl
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/example_project/hwtest/altera/alt_aeu_40


filenames: alt_vip_warp_addr_gen.sv/alt_vip_warp_multiply.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_warp_addr_gen/synopsys/src_hdl


filenames: common/hwtest_dr/templates
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/dr_f/example_project


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/del_calc

filenames:
[cell repeats an earlier one in this file: 150 characters]


filetypes: fffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/synopsys/altera_pcie_s10_512_adapter

filenames:
[cell repeats an earlier one in this file: 641 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/cadence/rtl/ptp

filenames:
[cell repeats an earlier one in this file: 294 characters]


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/hdl_modules/legacy/mentor

filenames:
[cell repeats an earlier one in this file: 103 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_rx_phy_mgmt/cadence/src_hdl

filenames:
[cell repeats an earlier one in this file: 146 characters]


filetypes: dffffffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/dec/altera_ldpc_wifi_msa

filenames:
  aldec/altera_ldpc_wifi_mat.sv/altera_ldpc_wifi_msa.ocp/altera_ldpc_wifi_msa.sv/altera_ldpc_wifi_msa_hw.tcl/altera_ldpc_wifi_msa_layer.sv/altera_ldpc_wifi_msa_layer_multi.sv/cadence/intelfpga/mentor/synopsys


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_hps/fm/interface_generator

filenames:
[cell repeats an earlier one in this file: 123 characters]


filenames: altera_avalon_dma.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_dma/HAL/inc


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/aldec


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/cadence/s10

filenames:
[cell repeats an earlier one in this file: 195 characters]


filenames: alt_ehipc3_gf_clock_mux.v/alt_ehipc3_kr.sv/alt_ehipc3_resync_nocut.sv/alt_ehipc3_wait_generate.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3/intelfpga/rtl/kr


filenames: alt_aeu_40/kr4/optical_module/pkt_client/sval_top
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/example_project/hwtest/altera


filetypes: fffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_uflex_interlaken/uflex_ilk_soft_pcs/cadence

filenames:
[cell repeats an earlier one in this file: 1072 characters]


filetypes: dddffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3/example_project/hwtest_sl

filenames:
[cell repeats an earlier one in this file: 117 characters]


filetypes: ddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/testbench

filenames:
[cell repeats an earlier one in this file: 178 characters]


filenames: alt_e100_rx_e10x10_base.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/mentor/pma_siv/alt_e100_rx_e10x10


filenames: class.ptf
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_cs8900


filenames: de_tcl/gui/ip_tcl/pkgIndex.tcl/pll_calc/system_console/utils
filetypes: dddfddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/alt_xcvr_tcl_packages


filenames: IntToFloat.vhd
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/IntToFloat


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/synopsys


filetypes: ffffffffffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_cic_ii/aldec/src/rtl

filenames:
[cell repeats an earlier one in this file: 392 characters]


filenames: rx/tx
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/100g/mentor/rtl/pcs


filenames: tb_run.sh/xcelium_wave.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/simulation/ed_sim/xcelium


filenames: intel_pcie_schd_order.sv/intel_pcie_schd_piped_empty_calc.sv/intel_pcie_schd_scfifo.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/synopsys/schd/common


filetypes: dfffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs

filenames:
  aldec/altera_eth_tse_pcs.sdc/altera_eth_tse_pcs.v/altera_eth_tse_pcs_hw.tcl/cadence/intelfpga/mentor/synopsys


filenames: altera_eth_tse_mac.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/aldec


filenames: altera_eth_gmii_tsu.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_tsu/cadence


filenames: loopback_top.v.terp/pfd/reclock
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_example_design/arria_10/rtl/loopback


filenames: alt_vip_dil_algorithm.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/cadence/src_hdl


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_target_sriov_ed

filenames:
[cell repeats an earlier one in this file: 286 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/intelfpga


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_tx_protocol/cadence/src_hdl

filenames:
[cell repeats an earlier one in this file: 178 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/rtl/pll_fpll

filenames:
[cell repeats an earlier one in this file: 167 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/cadence


filenames: alt_vip_mixer_alpha_merge.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_mixer_alpha_merge/synopsys/src_hdl


filenames: alt_vip_common_onehot_to_binary.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_onehot_to_binary/src_hdl


filetypes: dffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/hdmi_2.0/tx/intelfpga

filenames:
[cell repeats an earlier one in this file: 269 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/adapter/mentor/tx

filenames:
[cell repeats an earlier one in this file: 107 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_sl3/ed/ed_sim/scripts

filenames:
[cell repeats an earlier one in this file: 125 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_edge_detect_chain


filenames: altera_avlst_pr_freeze_bridge_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pr_freeze_bridge/avlst/top


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3/example_project/hwtest_sl/tests

filenames:
[cell repeats an earlier one in this file: 539 characters]


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/quartus/common/devinfo/14nm/family/ioss_calib_hex

filenames:
[cell repeats an earlier one in this file: 266 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_slave_interface


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/common/hw/dec/mch/altera_merlin_multiplexer

filenames:
[cell repeats an earlier one in this file: 171 characters]


filenames: kmod
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/software/kernel/driver


filenames: altgxb_reconfig.v/c4gx_gen1x4_qsys_top.v/gpll.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_avmm/synopsys/example_designs/c4gx_gen1x4


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/cadence/ast2avmm_bridge_256/rp_avmm_256

filenames:
[cell repeats an earlier one in this file: 444 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_scheduler/aldec


filetypes: ffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/emif/system_console_toolkits/emif_tg_cfg/packages

filenames:
[cell repeats an earlier one in this file: 103 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/warp/intel_vvp_warp_engine/mentor/src_hdl

filenames:
[cell repeats an earlier one in this file: 478 characters]


filenames: assignments.tcl.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/hw_demo/arria_10/quartus


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_sriov2/synopsys


filetypes: fffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g_ptp/cadence

filenames:
[cell repeats an earlier one in this file: 485 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/hssi_ss/example_project/hwtest_sl/tests

filenames:
  c3_ehip_pcsonly_traffic_basic_test.tcl/c3_ehip_ptp_traffic_basic_test.tcl/c3_ehip_traffic_basic_test.tcl/c3_ehip_xcvr_loopback_test.tcl/c3_elane_pcsonly_traffic_basic_test.tcl/c3_elane_ptp_sn_traffic_basic_test.tcl/c3_elane_ptp_traffic_basic_test.tcl/c3_elane_traffic_basic_test.tcl/c3_elane_xcvr_loopback_test.tcl


filenames: alt_vip_motion_detect.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_motion_detect/cadence/src_hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/MAC/synopsys/adapters/altera_eth_xgmii_width_adaptor

filenames:
[cell repeats an earlier one in this file: 200 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_phylite/ip_top/ex_design/phylite_niosii_bridge

filenames:
[cell repeats an earlier one in this file: 164 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_edge_detect_chain


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/c_model/mr42

filenames:
[cell repeats an earlier one in this file: 160 characters]


filenames: altchip_id.v/altchip_id_simulation.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altchip_id/intelfpga/source


filenames: alt_ehipc2_alias_csr.sv/alt_ehipc2_avmm_32to8.sv/alt_ehipc2_csr.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/synopsys/rtl/csr


filetypes: dffffffffffffffffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_1588_tod

filenames:
  aldec/altera_eth_1588_pps.v/altera_eth_1588_pps_adv.sdc/altera_eth_1588_pps_adv.sv/altera_eth_1588_pps_wrapper.v/altera_eth_1588_tod.sdc/altera_eth_1588_tod.v/altera_eth_1588_tod_clock_crosser.v/altera_eth_1588_tod_fifo.sv/altera_eth_1588_tod_gray_cnt.v/altera_eth_1588_tod_hw.tcl/altera_eth_1588_tod_ojw.v/altera_eth_1588_tod_sdpm_altsyncram.v/altera_eth_1588_tod_std_sync_nocut.v/altera_eth_1588_tod_std_synchronizer.v/altera_eth_1588_tod_xojw.sv/altera_eth_1588_tod_xojw_s10.sv/cadence/intelfpga/mentor/synopsys


filenames: em_count_fsm.v/em_protocol_fsm.v/em_rdlat_fsm.v/em_reset_sync.v/em_single_top.v/em_top_ms.v
filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_mem_if/altera_avalon_mm_efficiency_monitor/altera_uniphy_efficiency_and_protocol_core/intelfpga


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/ilk_50g_regroup/synopsys

filenames:
[cell repeats an earlier one in this file: 469 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_software/user/example

filenames:
[cell repeats an earlier one in this file: 100 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken/altera_interlaken_hsio_bank/altera_interlaken_hsio_bank_bpcs4

filenames:
[cell repeats an earlier one in this file: 150 characters]


filenames: altera_ldpc_docsis_mat.sv/altera_ldpc_docsis_msa.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/dec/altera_ldpc_docsis_msa/intelfpga


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/src/mentor/bam

filenames:
[cell repeats an earlier one in this file: 205 characters]


filenames: alt_interlaken_8lane_6g.qsys/alt_interlaken_8lane_6g.sdc/setup_proj.tcl/testbench
filetypes: fffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken/design_examples/alt_interlaken_8lane_6g


filenames: altera_eth_tse_phyip_terminator.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_phyip_terminator/synopsys


filenames: intel_pcie_lite_bas.sv/intel_pcie_mcdma_bas.sv/intel_pcie_mcdma_bas_wrapper.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/src/cadence/bas


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/MAC/aldec/rtl

filenames:
[cell repeats an earlier one in this file: 2078 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/nios2_ip/altera_nios2/cpu_lib

filenames:
[cell repeats an earlier one in this file: 279 characters]


filenames: intel_vvp_snoop_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/schedulers/intel_vvp_snoop_scheduler/aldec/src_hdl


filenames: intel_vvp_axi_to_msg.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/legacy/intel_vvp_axi_to_msg/cadence/src_hdl


filenames: altera_ldpc_dvb_enc.sv/altera_ldpc_dvb_enc_mat.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_dvb_enc/synopsys


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/src/bitec_dp/tx/ss

filenames:
[cell repeats an earlier one in this file: 281 characters]


filenames: adapter_common
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ftile/common/rtl/synopsys/gdr_adapters


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/rtl/eth

filenames:
[cell repeats an earlier one in this file: 107 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/direct/rtl
filetypes: ddfddfffdd
filenames:
  aldec/cadence/intel_rtile_piped.sdc.terp/intelfpga/mentor/rnr_avmm_reconfig.sv/rnr_pipe_direct_rate_change_control.sv/rnr_rate_change_control.sv/spyglass/synopsys


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/rtl/tod_sync

filenames:
[cell repeats an earlier one in this file: 221 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/tx/s10_16g/aldec

filenames:
[cell repeats an earlier one in this file: 285 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_sync


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/mentor/altpcie_simple_downstream_apps

filenames:
[cell repeats an earlier one in this file: 128 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/src/intelfpga/tx_tlp

filenames:
[cell repeats an earlier one in this file: 529 characters]


filenames: eth_ultra_mac_inc.tcl/eth_ultra_phy_inc.tcl/eth_ultra_stats_inc.tcl/main.tcl
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/example_project/hwtest/altera/alt_aeu_40


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_h_kernel


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_xcvr_generic
filetypes: fffdddddddd
filenames:
  alt_xcvr_common.tcl/altera_xcvr_functions.sv/altera_xcvr_pll_calc.tcl/av/ctrl/cv/intelfpga/mentor/sv/test/tgx


filenames: hdmi20_tx_reg_wrap.v/hdmi20_tx_registers
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/ipxact/tx/intelfpga


filenames: phylite_loopback.sv/wire_model.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_phylite/ip_loopback/rtl


filetypes: ffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_sriov_dma_avmm

filenames:
[cell repeats an earlier one in this file: 151 characters]


filetypes: ffffffffffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_cic_ii/cadence/src/rtl

filenames:
[cell repeats an earlier one in this file: 392 characters]


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/verification/altera_avalon_interrupt_source/mentor

filenames:
[cell repeats an earlier one in this file: 126 characters]


filenames: a10_hdmi21_frl_demo.v.terp/common/gxb/hdmi_rx/hdmi_tx/nios.tcl.terp/pll/reconfig/rxtx_link/sdc
filetypes: fddddfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/hw_demo/a10_frl_demo/rtl


filenames: altera_pcie_s10_int_controller.v/altera_pcie_s10_reset_sync.v/altera_std_synchronizer_nocut.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/aldec/components


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_phylite/ip_arch_fm/rtl

filenames:
[cell repeats an earlier one in this file: 146 characters]


filenames: intel_vvp_ext_to_int_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/schedulers/intel_vvp_ext_to_int_scheduler/aldec/src_hdl


filenames: alt_vip_stream_cleaner_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_stream_cleaner_alg_core/intelfpga/src_hdl


filenames: dl_inc.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse_design_example/tse_ieee1588_s10etile/hardware_test_design/sc/dl


filetypes: fdddfdffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/pcie_ss/rtl/intelfpga

filenames:
  SS_RST_SEQ.sv/avmm2axilite/data_mover/hip_if_adaptor/hssi_ss_std_synchronizer_nocut.v/lite_csr/pciess.sv/pciess_axis_latency.sv/pciess_dm_top.sv/pciess_hip_if_adaptor.v/ptile_pciess_top.sv/ptile_tie_off.sv/ss_tie_off.sv/tile_if.sv


filenames: alt_vip_common_delay.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_delay/src_hdl


filenames: cfp_control_inc.tcl/main.tcl/qsfp_control_inc.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/hssi_ss/example_project/hwtest_sl/altera/optical_module


filenames: ldpc_decoder_pkg.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/mentor/rtl/pkg


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/mentor/src_hdl

filenames:
[cell repeats an earlier one in this file: 142 characters]


filenames: common/fm/s10
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/synopsys/rtl/alt_ehipc2_lib/hslx


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl/address_decoder/ip_c10/address_decoder_channel

filenames:
[cell repeats an earlier one in this file: 167 characters]


filenames: FPAddSub.vhd
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/FPAddSub


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_data_by_line_rearrange


filenames: altera_eth_gmii_tsu.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_tsu/intelfpga


filenames: example_project/rtl
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/dr_f/synopsys


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/cadence/completion

filenames:
[cell repeats an earlier one in this file: 231 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/warp/intel_vvp_warp_engine/aldec/src_hdl

filenames:
[cell repeats an earlier one in this file: 478 characters]


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/intelfpga/altera_pcie_s10_sriov_bridge

filenames:
  altera_pcie_s10_cfg_vf_pend_flr.v/altera_pcie_s10_cfg_vf_pend_flr_release.v/altera_pcie_s10_cfg_vf_pend_reset.v/altera_pcie_s10_sriov_bridge.sv/altera_pcie_s10_sriov_cfg_dataflow.v/altera_pcie_s10_sriov_cfg_vf_ats_cap.v/altera_pcie_s10_sriov_cfg_vf_enable_init.v/altera_pcie_s10_sriov_cfg_vf_error_rep_fifo.v/altera_pcie_s10_sriov_cfg_vf_error_status_fifo.v/altera_pcie_s10_sriov_cfg_vf_msix_cap.v/altera_pcie_s10_sriov_cfg_vf_pci_cmd_reg.v/altera_pcie_s10_sriov_cfg_vf_pci_status_reg.v/altera_pcie_s10_sriov_cfg_vf_regset.v/altera_pcie_s10_sriov_cfg_vf_status_array.v/altera_pcie_s10_sriov_cfg_vf_tph_req_cap.v/altera_pcie_s10_sriov_cfg_vf_trans_pend_status_array.v/altera_pcie_s10_sriov_register_ram.v/altera_pcie_s10_sriov_top.v/async_fifo.v/ceb_sync.v/cpl_pending_status_sync.v/cpl_pending_status_sync_simonly.v/error_status_sync.v/flr_sync.v/pf_update_sync.v/sriov_extensible_interface_cdc.v/two_stage_sync.v


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/mem_ss/ip_msa_ddr4/ip_fm/mentor


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/axi_intf/rx/aldec

filenames:
[cell repeats an earlier one in this file: 284 characters]


filenames: issp.tcl/kr4.tcl/kr4_ml.tcl/kr_lpbk.tcl/main.tcl/main_ml.tcl
filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3/example_project/hwtest_sl/kr4


filenames: alt_vip_tpg_sdi_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_sdi_alg_core/intelfpga/src_hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/MAC/mentor/adapters/altera_eth_xgmii_width_adaptor

filenames:
[cell repeats an earlier one in this file: 200 characters]


filenames: altpcie_av_hip_avmm_hwtcl.v/avalon_lite/avalon_mm_128/avalon_stif
filetypes: fddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_av_hip_avmm/aldec


filenames: sv_xcvr_data_mapper.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/sv/intelfpga/misc


filenames: alt_vip_dil_algorithm.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/src_hdl


filenames: altera_up_avalon_video_vga_controller.v/altera_up_avalon_video_vga_timing.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vga_controller/hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_sobel_scheduler/aldec


filenames: source
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/intelfpga


filenames: automap.ptf/class.ptf/netlist
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/nios2_ip/altera_nios_dev_board_stratix_2s60_rohs


filenames: alt_e40_lut6.v/alt_e40_mlab.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/hslx/fm/synopsys


filenames: auk_dspip_ctc_ast_block_sink.vhd
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/LTE/intelfpga/src/rtl/ast


filenames: alt_e40_fc_top.v/alt_e40_rx_fc.v/alt_e40_tx_fc.v/alt_e40_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/40g/intelfpga/rtl/efc


filenames: alt_vip_dil_vof_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/alt_vip_dil_vof_scheduler/synopsys/src_hdl


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/mentor_vip_ae/common/questa_mvc_core/linux_gcc-7.4.0

filenames:
  libaxi4_IN_SystemVerilog_MTI_full_DVC.so/libaxi4stream_IN_SystemVerilog_MTI_full_DVC.so/libaxi_IN_SystemVerilog_MTI_full_DVC.so/libquesta_mvc_lic.so/libquesta_mvc_lic_no_tcl.so/libquesta_mvc_sliver_MTI.so/libxkbcommon.so


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/40g/aldec/rtl/csr

filenames:
[cell repeats an earlier one in this file: 215 characters]


filetypes: ffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/pcie/common/rtl/intelfpga/soft_wrapper/rnr_pcie_ehp/rnr_pcie_ehp_unpack/rtl

filenames:
[cell repeats an earlier one in this file: 699 characters]


filenames: gen_inc.tcl/gen_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/hwtesting/system_console/traffic_controller/gen


filenames: axilite2avmm/csr/pciess_lite_csr_router.sv/pciess_lite_csr_termination.sv/pciess_lite_mstr2slv.sv
filetypes: ddfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/pcie_ss/rtl/synopsys/lite_csr


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/MAC/aldec/adapters/altera_eth_avalon_st_adapter

filenames:
[cell repeats an earlier one in this file: 271 characters]


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_10gbaser_phy/sv_soft_pcs/cadence

filenames:
[cell repeats an earlier one in this file: 102 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_rx_phy_mgmt/mentor


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/synopsys/rtl/ldpcRm

filenames:
[cell repeats an earlier one in this file: 272 characters]


filenames: mgc.pkginfo/mgcld/mgls_asynch
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/mentor_vip_ae/common/linux/mgls/lib


filenames: bchp_search.vhd/bchp_shift_search.vhd/bchp_shift_searches.vhd
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_bch/mentor/bch_dec/src/bchp_search


filenames: pkgIndex.tcl/tcl/terp
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_pll/xcvr_fpll_fmh


filenames: altpcie_s10_tbed_bfm_hwtcl.v/altpcie_s10_tbed_hwtcl.v/verilog
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_tbed/synopsys


filenames: src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/LTE/intelfpga


filenames: alt_vip_dil_low_angle_algorithm.sv/alt_vip_dil_pixel_offset_rom.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_low_angle_algorithm/cadence/src_hdl


filenames: cii_workaround/soft_logics/whr_adapters
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/common/rtl_legacy/mentor


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/quartus/common/devinfo/14nm/nd5revb
filenames:
  bcm2bits_db/db_nd5revb_h_gx_es2fbga1760_parasitic.db/db_nd5revb_h_gx_es2fbga2397b_parasitic.db/db_nd5revb_h_gx_es2fbga2912e_parasitic.db/db_nd5revb_l_gx_eccnfbga1760_parasitic.db/db_nd5revb_l_gx_es3fbga1760_parasitic.db/db_nd5revb_l_gx_es3fbga2397b_parasitic.db/db_nd5revb_l_gx_vfbga1760_parasitic.db/db_nd5revb_l_gx_vfbga2397b_parasitic.db/db_nd5revb_l_gx_vfbga2912e_parasitic.db/db_nd5revb_l_gxfbga1760_parasitic.db/db_nd5revb_l_gxfbga2397b_parasitic.db/db_nd5revb_l_gxfbga2912e_parasitic.db/db_nd5revb_l_sx_es2fbga1760_parasitic.db/db_nd5revb_l_sx_es2fbga2397b_parasitic.db/db_nd5revb_l_sx_es3fbga1760_parasitic.db/db_nd5revb_l_sx_es3fbga2397b_parasitic.db/db_nd5revb_l_sx_esfbga1760_parasitic.db/db_nd5revb_l_sx_esfbga2397b_parasitic.db/db_nd5revb_l_sx_vfbga1760_parasitic.db/db_nd5revb_l_sx_vfbga2397b_parasitic.db/db_nd5revb_l_sx_vfbga2912e_parasitic.db/db_nd5revb_l_sxfbga1760_parasitic.db/db_nd5revb_l_sxfbga2397b_parasitic.db/db_nd5revb_l_sxfbga2597v_parasitic.db/db_nd5revb_l_sxfbga2912e_parasitic.db/db_nd5revbfbga1760_parasitic.db/db_nd5revbfbga2397b_parasitic.db/db_nd5revbfbga2912e_parasitic.db/ddb_dspf_re_reduced_graph.ddb/ddb_nd5revb-1_reva_900mv_0c.dmf.ddb/ddb_nd5revb-1_reva_900mv_100c.dmf.ddb/ddb_nd5revb-1_reva_900mv_110c.dmf.ddb/ddb_nd5revb-1_reva_900mv_125c.dmf.ddb/ddb_nd5revb-1_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-1_reva_vid1_0c.dmf.ddb/ddb_nd5revb-1_reva_vid1_100c.dmf.ddb/ddb_nd5revb-1_reva_vid1_110c.dmf.ddb/ddb_nd5revb-1_reva_vid1_125c.dmf.ddb/ddb_nd5revb-1_reva_vid1_n40c.dmf.ddb/ddb_nd5revb-1_revb_900mv_0c.dmf.ddb/ddb_nd5revb-1_revb_900mv_0c_fdi.ddb/ddb_nd5revb-1_revb_900mv_100c.dmf.ddb/ddb_nd5revb-1_revb_900mv_100c_dem.ddb/ddb_nd5revb-1_revb_900mv_100c_fdi.ddb/ddb_nd5revb-1_revb_900mv_110c.dmf.ddb/ddb_nd5revb-1_revb_900mv_125c.dmf.ddb/ddb_nd5revb-1_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-1_revb_900mv_n40c_fdi.ddb/ddb_nd5revb-1_revb_vid1_0c.dmf.ddb/ddb_nd5revb-1_revb_vid1_0c_fdi.ddb/ddb_nd5revb-1_revb_vid1_100c.dmf.ddb/ddb_nd5revb-1_revb_vid1_100c_fdi.ddb/ddb_nd5revb-1_revb_vid1_110c.dmf.ddb/ddb_nd5revb-1_revb_vid1_125c.dmf.ddb/ddb_nd5revb-1_revb_vid1_n40c.dmf.ddb/ddb_nd5revb-1_revb_vid1_n40c_fdi.ddb/ddb_nd5revb-1_reves_900mv_0c.dmf.ddb/ddb_nd5revb-1_reves_900mv_0c_fdi.ddb/ddb_nd5revb-1_reves_900mv_100c.dmf.ddb/ddb_nd5revb-1_reves_900mv_100c_dem.ddb/ddb_nd5revb-1_reves_900mv_100c_fdi.ddb/ddb_nd5revb-1_reves_900mv_110c.dmf.ddb/ddb_nd5revb-1_reves_900mv_125c.dmf.ddb/ddb_nd5revb-1_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-1_reves_900mv_n40c_fdi.ddb/ddb_nd5revb-1_reves_vid1_0c.dmf.ddb/ddb_nd5revb-1_reves_vid1_0c_fdi.ddb/ddb_nd5revb-1_reves_vid1_100c.dmf.ddb/ddb_nd5revb-1_reves_vid1_100c_fdi.ddb/ddb_nd5revb-1_reves_vid1_110c.dmf.ddb/ddb_nd5revb-1_reves_vid1_125c.dmf.ddb/ddb_nd5revb-1_reves_vid1_n40c.dmf.ddb/ddb_nd5revb-1_reves_vid1_n40c_fdi.ddb/ddb_nd5revb-1_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-1_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-1_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-1_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-1_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-1_revesa_vid1_0c.dmf.ddb/ddb_nd5revb-1_revesa_vid1_100c.dmf.ddb/ddb_nd5revb-1_revesa_vid1_110c.dmf.ddb/ddb_nd5revb-1_revesa_vid1_125c.dmf.ddb/ddb_nd5revb-1_revesa_vid1_n40c.dmf.ddb/ddb_nd5revb-1_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-1_revprod_900mv_0c_fdi.ddb/ddb_nd5revb-1_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-1_revprod_900mv_100c_dem.ddb/ddb_nd5revb-1_revprod_900mv_100c_fdi.ddb/ddb_nd5revb-1_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-1_revprod_900mv_110c_dem.ddb/ddb_nd5revb-1_revprod_900mv_110c_fdi.ddb/ddb_nd5revb-1_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-1_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-1_revprod_900mv_n40c_fdi.ddb/ddb_nd5revb-1_revprod_vid1_0c.dmf.ddb/ddb_nd5revb-1_revprod_vid1_0c_fdi.ddb/ddb_nd5revb-1_revprod_vid1_100c.dmf.ddb/ddb_nd5revb-1_revprod_vid1_100c_fdi.ddb/ddb_nd5revb-1_revprod_vid1_110c.dmf.ddb/ddb_nd5revb-1_revprod_vid1_110c_fdi.ddb/ddb_nd5revb-1_revprod_vid1_125c.dmf.ddb/ddb_nd5revb-1_revprod_vid1_n40c.dmf.ddb/ddb_nd5revb-1_revprod_vid1_n40c_fdi.ddb/ddb_nd5revb-2_reva_850mv_0c.dmf.ddb/ddb_nd5revb-2_reva_850mv_100c.dmf.ddb/ddb_nd5revb-2_reva_850mv_110c.dmf.ddb/ddb_nd5revb-2_reva_850mv_125c.dmf.ddb/ddb_nd5revb-2_reva_850mv_n40c.dmf.ddb/ddb_nd5revb-2_reva_900mv_0c.dmf.ddb/ddb_nd5revb-2_reva_900mv_100c.dmf.ddb/ddb_nd5revb-2_reva_900mv_110c.dmf.ddb/ddb_nd5revb-2_reva_900mv_125c.dmf.ddb/ddb_nd5revb-2_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-2_reva_vid2_0c.dmf.ddb/ddb_nd5revb-2_reva_vid2_100c.dmf.ddb/ddb_nd5revb-2_reva_vid2_110c.dmf.ddb/ddb_nd5revb-2_reva_vid2_125c.dmf.ddb/ddb_nd5revb-2_reva_vid2_n40c.dmf.ddb/ddb_nd5revb-2_revb_850mv_0c.dmf.ddb/ddb_nd5revb-2_revb_850mv_100c.dmf.ddb/ddb_nd5revb-2_revb_850mv_110c.dmf.ddb/ddb_nd5revb-2_revb_850mv_125c.dmf.ddb/ddb_nd5revb-2_revb_850mv_n40c.dmf.ddb/ddb_nd5revb-2_revb_900mv_0c.dmf.ddb/ddb_nd5revb-2_revb_900mv_0c_fdi.ddb/ddb_nd5revb-2_revb_900mv_100c.dmf.ddb/ddb_nd5revb-2_revb_900mv_100c_dem.ddb/ddb_nd5revb-2_revb_900mv_100c_fdi.ddb/ddb_nd5revb-2_revb_900mv_110c.dmf.ddb/ddb_nd5revb-2_revb_900mv_125c.dmf.ddb/ddb_nd5revb-2_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-2_revb_900mv_n40c_fdi.ddb/ddb_nd5revb-2_revb_vid2_0c.dmf.ddb/ddb_nd5revb-2_revb_vid2_0c_fdi.ddb/ddb_nd5revb-2_revb_vid2_100c.dmf.ddb/ddb_nd5revb-2_revb_vid2_100c_fdi.ddb/ddb_nd5revb-2_revb_vid2_110c.dmf.ddb/ddb_nd5revb-2_revb_vid2_125c.dmf.ddb/ddb_nd5revb-2_revb_vid2_n40c.dmf.ddb/ddb_nd5revb-2_revb_vid2_n40c_fdi.ddb/ddb_nd5revb-2_reves_850mv_0c.dmf.ddb/ddb_nd5revb-2_reves_850mv_0c_fdi.ddb/ddb_nd5revb-2_reves_850mv_100c.dmf.ddb/ddb_nd5revb-2_reves_850mv_100c_dem.ddb/ddb_nd5revb-2_reves_850mv_100c_fdi.ddb/ddb_nd5revb-2_reves_850mv_110c.dmf.ddb/ddb_nd5revb-2_reves_850mv_110c_dem.ddb/ddb_nd5revb-2_reves_850mv_110c_fdi.ddb/ddb_nd5revb-2_reves_850mv_125c.dmf.ddb/ddb_nd5revb-2_reves_850mv_n40c.dmf.ddb/ddb_nd5revb-2_reves_900mv_0c.dmf.ddb/ddb_nd5revb-2_reves_900mv_0c_fdi.ddb/ddb_nd5revb-2_reves_900mv_100c.dmf.ddb/ddb_nd5revb-2_reves_900mv_100c_dem.ddb/ddb_nd5revb-2_reves_900mv_100c_fdi.ddb/ddb_nd5revb-2_reves_900mv_110c.dmf.ddb/ddb_nd5revb-2_reves_900mv_110c_dem.ddb/ddb_nd5revb-2_reves_900mv_110c_fdi.ddb/ddb_nd5revb-2_reves_900mv_125c.dmf.ddb/ddb_nd5revb-2_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-2_reves_900mv_n40c_fdi.ddb/ddb_nd5revb-2_reves_vid2_0c.dmf.ddb/ddb_nd5revb-2_reves_vid2_0c_fdi.ddb/ddb_nd5revb-2_reves_vid2_100c.dmf.ddb/ddb_nd5revb-2_reves_vid2_100c_fdi.ddb/ddb_nd5revb-2_reves_vid2_110c.dmf.ddb/ddb_nd5revb-2_reves_vid2_110c_fdi.ddb/ddb_nd5revb-2_reves_vid2_125c.dmf.ddb/ddb_nd5revb-2_reves_vid2_n40c.dmf.ddb/ddb_nd5revb-2_reves_vid2_n40c_fdi.ddb/ddb_nd5revb-2_revesa_850mv_0c.dmf.ddb/ddb_nd5revb-2_revesa_850mv_100c.dmf.ddb/ddb_nd5revb-2_revesa_850mv_110c.dmf.ddb/ddb_nd5revb-2_revesa_850mv_125c.dmf.ddb/ddb_nd5revb-2_revesa_850mv_n40c.dmf.ddb/ddb_nd5revb-2_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-2_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-2_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-2_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-2_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-2_revesa_vid2_0c.dmf.ddb/ddb_nd5revb-2_revesa_vid2_100c.dmf.ddb/ddb_nd5revb-2_revesa_vid2_110c.dmf.ddb/ddb_nd5revb-2_revesa_vid2_125c.dmf.ddb/ddb_nd5revb-2_revesa_vid2_n40c.dmf.ddb/ddb_nd5revb-2_revprod_850mv_0c.dmf.ddb/ddb_nd5revb-2_revprod_850mv_0c_fdi.ddb/ddb_nd5revb-2_revprod_850mv_100c.dmf.ddb/ddb_nd5revb-2_revprod_850mv_100c_dem.ddb/ddb_nd5revb-2_revprod_850mv_100c_fdi.ddb/ddb_nd5revb-2_revprod_850mv_110c.dmf.ddb/ddb_nd5revb-2_revprod_850mv_110c_dem.ddb/ddb_nd5revb-2_revprod_850mv_110c_fdi.ddb/ddb_nd5revb-2_revprod_850mv_125c.dmf.ddb/ddb_nd5revb-2_revprod_850mv_n40c.dmf.ddb/ddb_nd5revb-2_revprod_850mv_n40c_fdi.ddb/ddb_nd5revb-2_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-2_revprod_900mv_0c_fdi.ddb/ddb_nd5revb-2_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-2_revprod_900mv_100c_dem.ddb/ddb_nd5revb-2_revprod_900mv_100c_fdi.ddb/ddb_nd5revb-2_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-2_revprod_900mv_110c_dem.ddb/ddb_nd5revb-2_revprod_900mv_110c_fdi.ddb/ddb_nd5revb-2_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-2_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-2_revprod_900mv_n40c_fdi.ddb/ddb_nd5revb-2_revprod_vid2_0c.dmf.ddb/ddb_nd5revb-2_revprod_vid2_0c_fdi.ddb/ddb_nd5revb-2_revprod_vid2_100c.dmf.ddb/ddb_nd5revb-2_revprod_vid2_100c_fdi.ddb/ddb_nd5revb-2_revprod_vid2_110c.dmf.ddb/ddb_nd5revb-2_revprod_vid2_110c_fdi.ddb/ddb_nd5revb-2_revprod_vid2_125c.dmf.ddb/ddb_nd5revb-2_revprod_vid2_n40c.dmf.ddb/ddb_nd5revb-2_revprod_vid2_n40c_fdi.ddb/ddb_nd5revb-3_reva_850mv_0c.dmf.ddb/ddb_nd5revb-3_reva_850mv_100c.dmf.ddb/ddb_nd5revb-3_reva_850mv_110c.dmf.ddb/ddb_nd5revb-3_reva_850mv_125c.dmf.ddb/ddb_nd5revb-3_reva_850mv_n40c.dmf.ddb/ddb_nd5revb-3_reva_900mv_0c.dmf.ddb/ddb_nd5revb-3_reva_900mv_100c.dmf.ddb/ddb_nd5revb-3_reva_900mv_110c.dmf.ddb/ddb_nd5revb-3_reva_900mv_125c.dmf.ddb/ddb_nd5revb-3_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-3_reva_vid3a_0c.dmf.ddb/ddb_nd5revb-3_reva_vid3a_100c.dmf.ddb/ddb_nd5revb-3_reva_vid3a_110c.dmf.ddb/ddb_nd5revb-3_reva_vid3a_125c.dmf.ddb/ddb_nd5revb-3_reva_vid3a_n40c.dmf.ddb/ddb_nd5revb-3_revb_850mv_0c.dmf.ddb/ddb_nd5revb-3_revb_850mv_100c.dmf.ddb/ddb_nd5revb-3_revb_850mv_110c.dmf.ddb/ddb_nd5revb-3_revb_850mv_125c.dmf.ddb/ddb_nd5revb-3_revb_850mv_n40c.dmf.ddb/ddb_nd5revb-3_revb_900mv_0c.dmf.ddb/ddb_nd5revb-3_revb_900mv_0c_fdi.ddb/ddb_nd5revb-3_revb_900mv_100c.dmf.ddb/ddb_nd5revb-3_revb_900mv_100c_dem.ddb/ddb_nd5revb-3_revb_900mv_100c_fdi.ddb/ddb_nd5revb-3_revb_900mv_110c.dmf.ddb/ddb_nd5revb-3_revb_900mv_125c.dmf.ddb/ddb_nd5revb-3_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-3_revb_900mv_n40c_fdi.ddb/ddb_nd5revb-3_revb_vid3a_0c.dmf.ddb/ddb_nd5revb-3_revb_vid3a_0c_fdi.ddb/ddb_nd5revb-3_revb_vid3a_100c.dmf.ddb/ddb_nd5revb-3_revb_vid3a_100c_fdi.ddb/ddb_nd5revb-3_revb_vid3a_110c.dmf.ddb/ddb_nd5revb-3_revb_vid3a_125c.dmf.ddb/ddb_nd5revb-3_revb_vid3a_n40c.dmf.ddb/ddb_nd5revb-3_revb_vid3a_n40c_fdi.ddb/ddb_nd5revb-3_reves_850mv_0c.dmf.ddb/ddb_nd5revb-3_reves_850mv_100c.dmf.ddb/ddb_nd5revb-3_reves_850mv_110c.dmf.ddb/ddb_nd5revb-3_reves_850mv_125c.dmf.ddb/ddb_nd5revb-3_reves_850mv_n40c.dmf.ddb/ddb_nd5revb-3_reves_900mv_0c.dmf.ddb/ddb_nd5revb-3_reves_900mv_0c_fdi.ddb/ddb_nd5revb-3_reves_900mv_100c.dmf.ddb/ddb_nd5revb-3_reves_900mv_100c_dem.ddb/ddb_nd5revb-3_reves_900mv_100c_fdi.ddb/ddb_nd5revb-3_reves_900mv_110c.dmf.ddb/ddb_nd5revb-3_reves_900mv_125c.dmf.ddb/ddb_nd5revb-3_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-3_reves_900mv_n40c_fdi.ddb/ddb_nd5revb-3_reves_vid3a_0c.dmf.ddb/ddb_nd5revb-3_reves_vid3a_0c_fdi.ddb/ddb_nd5revb-3_reves_vid3a_100c.dmf.ddb/ddb_nd5revb-3_reves_vid3a_100c_fdi.ddb/ddb_nd5revb-3_reves_vid3a_110c.dmf.ddb/ddb_nd5revb-3_reves_vid3a_125c.dmf.ddb/ddb_nd5revb-3_reves_vid3a_n40c.dmf.ddb/ddb_nd5revb-3_reves_vid3a_n40c_fdi.ddb/ddb_nd5revb-3_revesa_850mv_0c.dmf.ddb/ddb_nd5revb-3_revesa_850mv_100c.dmf.ddb/ddb_nd5revb-3_revesa_850mv_110c.dmf.ddb/ddb_nd5revb-3_revesa_850mv_125c.dmf.ddb/ddb_nd5revb-3_revesa_850mv_n40c.dmf.ddb/ddb_nd5revb-3_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-3_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-3_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-3_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-3_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-3_revesa_vid3a_0c.dmf.ddb/ddb_nd5revb-3_revesa_vid3a_100c.dmf.ddb/ddb_nd5revb-3_revesa_vid3a_110c.dmf.ddb/ddb_nd5revb-3_revesa_vid3a_125c.dmf.ddb/ddb_nd5revb-3_revesa_vid3a_n40c.dmf.ddb/ddb_nd5revb-3_revprod_850mv_0c.dmf.ddb/ddb_nd5revb-3_revprod_850mv_0c_fdi.ddb/ddb_nd5revb-3_revprod_850mv_100c.dmf.ddb/ddb_nd5revb-3_revprod_850mv_100c_dem.ddb/ddb_nd5revb-3_revprod_850mv_100c_fdi.ddb/ddb_nd5revb-3_revprod_850mv_110c.dmf.ddb/ddb_nd5revb-3_revprod_850mv_110c_dem.ddb/ddb_nd5revb-3_revprod_850mv_110c_fdi.ddb/ddb_nd5revb-3_revprod_850mv_125c.dmf.ddb/ddb_nd5revb-3_revprod_850mv_n40c.dmf.ddb/ddb_nd5revb-3_revprod_850mv_n40c_fdi.ddb/ddb_nd5revb-3_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-3_revprod_900mv_0c_fdi.ddb/ddb_nd5revb-3_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-3_revprod_900mv_100c_dem.ddb/ddb_nd5revb-3_revprod_900mv_100c_fdi.ddb/ddb_nd5revb-3_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-3_revprod_900mv_110c_dem.ddb/ddb_nd5revb-3_revprod_900mv_110c_fdi.ddb/ddb_nd5revb-3_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-3_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-3_revprod_900mv_n40c_fdi.ddb/ddb_nd5revb-3_revprod_vid3a_0c.dmf.ddb/ddb_nd5revb-3_revprod_vid3a_0c_fdi.ddb/ddb_nd5revb-3_revprod_vid3a_100c.dmf.ddb/ddb_nd5revb-3_revprod_vid3a_100c_fdi.ddb/ddb_nd5revb-3_revprod_vid3a_110c.dmf.ddb/ddb_nd5revb-3_revprod_vid3a_110c_fdi.ddb/ddb_nd5revb-3_revprod_vid3a_125c.dmf.ddb/ddb_nd5revb-3_revprod_vid3a_n40c.dmf.ddb/ddb_nd5revb-3_revprod_vid3a_n40c_fdi.ddb/ddb_nd5revb-ff_reva_800mv_0c.dmf.ddb/ddb_nd5revb-ff_reva_800mv_100c.dmf.ddb/ddb_nd5revb-ff_reva_800mv_110c.dmf.ddb/ddb_nd5revb-ff_reva_800mv_125c.dmf.ddb/ddb_nd5revb-ff_reva_800mv_n40c.dmf.ddb/ddb_nd5revb-ff_reva_850mv_0c.dmf.ddb/ddb_nd5revb-ff_reva_850mv_100c.dmf.ddb/ddb_nd5revb-ff_reva_850mv_110c.dmf.ddb/ddb_nd5revb-ff_reva_850mv_125c.dmf.ddb/ddb_nd5revb-ff_reva_850mv_n40c.dmf.ddb/ddb_nd5revb-ff_reva_900mv_0c.dmf.ddb/ddb_nd5revb-ff_reva_900mv_100c.dmf.ddb/ddb_nd5revb-ff_reva_900mv_110c.dmf.ddb/ddb_nd5revb-ff_reva_900mv_125c.dmf.ddb/ddb_nd5revb-ff_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-ff_reva_vid1_0c.dmf.ddb/ddb_nd5revb-ff_reva_vid1_100c.dmf.ddb/ddb_nd5revb-ff_reva_vid1_110c.dmf.ddb/ddb_nd5revb-ff_reva_vid1_125c.dmf.ddb/ddb_nd5revb-ff_reva_vid1_n40c.dmf.ddb/ddb_nd5revb-ff_revb_800mv_0c.dmf.ddb/ddb_nd5revb-ff_revb_800mv_100c.dmf.ddb/ddb_nd5revb-ff_revb_800mv_110c.dmf.ddb/ddb_nd5revb-ff_revb_800mv_125c.dmf.ddb/ddb_nd5revb-ff_revb_800mv_n40c.dmf.ddb/ddb_nd5revb-ff_revb_850mv_0c.dmf.ddb/ddb_nd5revb-ff_revb_850mv_100c.dmf.ddb/ddb_nd5revb-ff_revb_850mv_110c.dmf.ddb/ddb_nd5revb-ff_revb_850mv_125c.dmf.ddb/ddb_nd5revb-ff_revb_850mv_n40c.dmf.ddb/ddb_nd5revb-ff_revb_900mv_0c.dmf.ddb/ddb_nd5revb-ff_revb_900mv_100c.dmf.ddb/ddb_nd5revb-ff_revb_900mv_110c.dmf.ddb/ddb_nd5revb-ff_revb_900mv_125c.dmf.ddb/ddb_nd5revb-ff_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-ff_revb_vid1_0c.dmf.ddb/ddb_nd5revb-ff_revb_vid1_100c.dmf.ddb/ddb_nd5revb-ff_revb_vid1_110c.dmf.ddb/ddb_nd5revb-ff_revb_vid1_125c.dmf.ddb/ddb_nd5revb-ff_revb_vid1_n40c.dmf.ddb/ddb_nd5revb-ff_reves_800mv_0c.dmf.ddb/ddb_nd5revb-ff_reves_800mv_100c.dmf.ddb/ddb_nd5revb-ff_reves_800mv_110c.dmf.ddb/ddb_nd5revb-ff_reves_800mv_125c.dmf.ddb/ddb_nd5revb-ff_reves_800mv_n40c.dmf.ddb/ddb_nd5revb-ff_reves_850mv_0c.dmf.ddb/ddb_nd5revb-ff_reves_850mv_100c.dmf.ddb/ddb_nd5revb-ff_reves_850mv_110c.dmf.ddb/ddb_nd5revb-ff_reves_850mv_125c.dmf.ddb/ddb_nd5revb-ff_reves_850mv_n40c.dmf.ddb/ddb_nd5revb-ff_reves_900mv_0c.dmf.ddb/ddb_nd5revb-ff_reves_900mv_100c.dmf.ddb/ddb_nd5revb-ff_reves_900mv_110c.dmf.ddb/ddb_nd5revb-ff_reves_900mv_125c.dmf.ddb/ddb_nd5revb-ff_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-ff_reves_vid1_0c.dmf.ddb/ddb_nd5revb-ff_reves_vid1_100c.dmf.ddb/ddb_nd5revb-ff_reves_vid1_110c.dmf.ddb/ddb_nd5revb-ff_reves_vid1_125c.dmf.ddb/ddb_nd5revb-ff_reves_vid1_n40c.dmf.ddb/ddb_nd5revb-ff_revesa_800mv_0c.dmf.ddb/ddb_nd5revb-ff_revesa_800mv_100c.dmf.ddb/ddb_nd5revb-ff_revesa_800mv_110c.dmf.ddb/ddb_nd5revb-ff_revesa_800mv_125c.dmf.ddb/ddb_nd5revb-ff_revesa_800mv_n40c.dmf.ddb/ddb_nd5revb-ff_revesa_850mv_0c.dmf.ddb/ddb_nd5revb-ff_revesa_850mv_100c.dmf.ddb/ddb_nd5revb-ff_revesa_850mv_110c.dmf.ddb/ddb_nd5revb-ff_revesa_850mv_125c.dmf.ddb/ddb_nd5revb-ff_revesa_850mv_n40c.dmf.ddb/ddb_nd5revb-ff_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-ff_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-ff_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-ff_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-ff_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-ff_revesa_vid1_0c.dmf.ddb/ddb_nd5revb-ff_revesa_vid1_100c.dmf.ddb/ddb_nd5revb-ff_revesa_vid1_110c.dmf.ddb/ddb_nd5revb-ff_revesa_vid1_125c.dmf.ddb/ddb_nd5revb-ff_revesa_vid1_n40c.dmf.ddb/ddb_nd5revb-ff_revprod_800mv_0c.dmf.ddb/ddb_nd5revb-ff_revprod_800mv_100c.dmf.ddb/ddb_nd5revb-ff_revprod_800mv_110c.dmf.ddb/ddb_nd5revb-ff_revprod_800mv_125c.dmf.ddb/ddb_nd5revb-ff_revprod_800mv_n40c.dmf.ddb/ddb_nd5revb-ff_revprod_850mv_0c.dmf.ddb/ddb_nd5revb-ff_revprod_850mv_100c.dmf.ddb/ddb_nd5revb-ff_revprod_850mv_110c.dmf.ddb/ddb_nd5revb-ff_revprod_850mv_125c.dmf.ddb/ddb_nd5revb-ff_revprod_850mv_n40c.dmf.ddb/ddb_nd5revb-ff_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-ff_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-ff_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-ff_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-ff_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-ff_revprod_vid1_0c.dmf.ddb/ddb_nd5revb-ff_revprod_vid1_100c.dmf.ddb/ddb_nd5revb-ff_revprod_vid1_110c.dmf.ddb/ddb_nd5revb-ff_revprod_vid1_125c.dmf.ddb/ddb_nd5revb-ff_revprod_vid1_n40c.dmf.ddb/ddb_nd5revb-ffbin_reva_800mv_0c.dmf.ddb/ddb_nd5revb-ffbin_reva_800mv_100c.dmf.ddb/ddb_nd5revb-ffbin_reva_800mv_110c.dmf.ddb/ddb_nd5revb-ffbin_reva_800mv_125c.dmf.ddb/ddb_nd5revb-ffbin_reva_800mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_reva_850mv_0c.dmf.ddb/ddb_nd5revb-ffbin_reva_850mv_100c.dmf.ddb/ddb_nd5revb-ffbin_reva_850mv_110c.dmf.ddb/ddb_nd5revb-ffbin_reva_850mv_125c.dmf.ddb/ddb_nd5revb-ffbin_reva_850mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_reva_900mv_0c.dmf.ddb/ddb_nd5revb-ffbin_reva_900mv_100c.dmf.ddb/ddb_nd5revb-ffbin_reva_900mv_110c.dmf.ddb/ddb_nd5revb-ffbin_reva_900mv_125c.dmf.ddb/ddb_nd5revb-ffbin_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_reva_vid1_0c.dmf.ddb/ddb_nd5revb-ffbin_reva_vid1_100c.dmf.ddb/ddb_nd5revb-ffbin_reva_vid1_110c.dmf.ddb/ddb_nd5revb-ffbin_reva_vid1_125c.dmf.ddb/ddb_nd5revb-ffbin_reva_vid1_n40c.dmf.ddb/ddb_nd5revb-ffbin_revb_800mv_0c.dmf.ddb/ddb_nd5revb-ffbin_revb_800mv_100c.dmf.ddb/ddb_nd5revb-ffbin_revb_800mv_110c.dmf.ddb/ddb_nd5revb-ffbin_revb_800mv_125c.dmf.ddb/ddb_nd5revb-ffbin_revb_800mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_revb_850mv_0c.dmf.ddb/ddb_nd5revb-ffbin_revb_850mv_100c.dmf.ddb/ddb_nd5revb-ffbin_revb_850mv_110c.dmf.ddb/ddb_nd5revb-ffbin_revb_850mv_125c.dmf.ddb/ddb_nd5revb-ffbin_revb_850mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_revb_900mv_0c.dmf.ddb/ddb_nd5revb-ffbin_revb_900mv_100c.dmf.ddb/ddb_nd5revb-ffbin_revb_900mv_110c.dmf.ddb/ddb_nd5revb-ffbin_revb_900mv_125c.dmf.ddb/ddb_nd5revb-ffbin_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_revb_vid1_0c.dmf.ddb/ddb_nd5revb-ffbin_revb_vid1_100c.dmf.ddb/ddb_nd5revb-ffbin_revb_vid1_110c.dmf.ddb/ddb_nd5revb-ffbin_revb_vid1_125c.dmf.ddb/ddb_nd5revb-ffbin_revb_vid1_n40c.dmf.ddb/ddb_nd5revb-ffbin_reves_800mv_0c.dmf.ddb/ddb_nd5revb-ffbin_reves_800mv_100c.dmf.ddb/ddb_nd5revb-ffbin_reves_800mv_110c.dmf.ddb/ddb_nd5revb-ffbin_reves_800mv_125c.dmf.ddb/ddb_nd5revb-ffbin_reves_800mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_reves_850mv_0c.dmf.ddb/ddb_nd5revb-ffbin_reves_850mv_100c.dmf.ddb/ddb_nd5revb-ffbin_reves_850mv_110c.dmf.ddb/ddb_nd5revb-ffbin_reves_850mv_125c.dmf.ddb/ddb_nd5revb-ffbin_reves_850mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_reves_900mv_0c.dmf.ddb/ddb_nd5revb-ffbin_reves_900mv_100c.dmf.ddb/ddb_nd5revb-ffbin_reves_900mv_110c.dmf.ddb/ddb_nd5revb-ffbin_reves_900mv_125c.dmf.ddb/ddb_nd5revb-ffbin_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_reves_vid1_0c.dmf.ddb/ddb_nd5revb-ffbin_reves_vid1_100c.dmf.ddb/ddb_nd5revb-ffbin_reves_vid1_110c.dmf.ddb/ddb_nd5revb-ffbin_reves_vid1_125c.dmf.ddb/ddb_nd5revb-ffbin_reves_vid1_n40c.dmf.ddb/ddb_nd5revb-ffbin_revesa_800mv_0c.dmf.ddb/ddb_nd5revb-ffbin_revesa_800mv_100c.dmf.ddb/ddb_nd5revb-ffbin_revesa_800mv_110c.dmf.ddb/ddb_nd5revb-ffbin_revesa_800mv_125c.dmf.ddb/ddb_nd5revb-ffbin_revesa_800mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_revesa_850mv_0c.dmf.ddb/ddb_nd5revb-ffbin_revesa_850mv_100c.dmf.ddb/ddb_nd5revb-ffbin_revesa_850mv_110c.dmf.ddb/ddb_nd5revb-ffbin_revesa_850mv_125c.dmf.ddb/ddb_nd5revb-ffbin_revesa_850mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-ffbin_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-ffbin_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-ffbin_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-ffbin_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_revesa_vid1_0c.dmf.ddb/ddb_nd5revb-ffbin_revesa_vid1_100c.dmf.ddb/ddb_nd5revb-ffbin_revesa_vid1_110c.dmf.ddb/ddb_nd5revb-ffbin_revesa_vid1_125c.dmf.ddb/ddb_nd5revb-ffbin_revesa_vid1_n40c.dmf.ddb/ddb_nd5revb-ffbin_revprod_800mv_0c.dmf.ddb/ddb_nd5revb-ffbin_revprod_800mv_100c.dmf.ddb/ddb_nd5revb-ffbin_revprod_800mv_110c.dmf.ddb/ddb_nd5revb-ffbin_revprod_800mv_125c.dmf.ddb/ddb_nd5revb-ffbin_revprod_800mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_revprod_850mv_0c.dmf.ddb/ddb_nd5revb-ffbin_revprod_850mv_100c.dmf.ddb/ddb_nd5revb-ffbin_revprod_850mv_110c.dmf.ddb/ddb_nd5revb-ffbin_revprod_850mv_125c.dmf.ddb/ddb_nd5revb-ffbin_revprod_850mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-ffbin_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-ffbin_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-ffbin_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-ffbin_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-ffbin_revprod_vid1_0c.dmf.ddb/ddb_nd5revb-ffbin_revprod_vid1_100c.dmf.ddb/ddb_nd5revb-ffbin_revprod_vid1_110c.dmf.ddb/ddb_nd5revb-ffbin_revprod_vid1_125c.dmf.ddb/ddb_nd5revb-ffbin_revprod_vid1_n40c.dmf.ddb/ddb_nd5revb-ffscaled_reva_800mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_reva_800mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_reva_800mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_reva_800mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_reva_800mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_reva_850mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_reva_850mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_reva_850mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_reva_850mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_reva_850mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_reva_900mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_reva_900mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_reva_900mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_reva_900mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_reva_vid1_0c.dmf.ddb/ddb_nd5revb-ffscaled_reva_vid1_100c.dmf.ddb/ddb_nd5revb-ffscaled_reva_vid1_110c.dmf.ddb/ddb_nd5revb-ffscaled_reva_vid1_125c.dmf.ddb/ddb_nd5revb-ffscaled_reva_vid1_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revb_800mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_revb_800mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_revb_800mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_revb_800mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_revb_800mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revb_850mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_revb_850mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_revb_850mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_revb_850mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_revb_850mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revb_900mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_revb_900mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_revb_900mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_revb_900mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revb_vid1_0c.dmf.ddb/ddb_nd5revb-ffscaled_revb_vid1_100c.dmf.ddb/ddb_nd5revb-ffscaled_revb_vid1_110c.dmf.ddb/ddb_nd5revb-ffscaled_revb_vid1_125c.dmf.ddb/ddb_nd5revb-ffscaled_revb_vid1_n40c.dmf.ddb/ddb_nd5revb-ffscaled_reves_800mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_reves_800mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_reves_800mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_reves_800mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_reves_800mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_reves_850mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_reves_850mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_reves_850mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_reves_850mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_reves_850mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_reves_900mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_reves_900mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_reves_900mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_reves_900mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_reves_vid1_0c.dmf.ddb/ddb_nd5revb-ffscaled_reves_vid1_100c.dmf.ddb/ddb_nd5revb-ffscaled_reves_vid1_110c.dmf.ddb/ddb_nd5revb-ffscaled_reves_vid1_125c.dmf.ddb/ddb_nd5revb-ffscaled_reves_vid1_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_800mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_800mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_800mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_800mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_850mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_850mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_850mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_850mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_vid1_0c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_vid1_100c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_vid1_110c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_vid1_125c.dmf.ddb/ddb_nd5revb-ffscaled_revesa_vid1_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_800mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_800mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_800mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_800mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_850mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_850mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_850mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_850mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_vid1_0c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_vid1_100c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_vid1_110c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_vid1_125c.dmf.ddb/ddb_nd5revb-ffscaled_revprod_vid1_n40c.dmf.ddb/ddb_nd5revb-ii_reva_900mv_0c.dmf.ddb/ddb_nd5revb-ii_reva_900mv_100c.dmf.ddb/ddb_nd5revb-ii_reva_900mv_110c.dmf.ddb/ddb_nd5revb-ii_reva_900mv_125c.dmf.ddb/ddb_nd5revb-ii_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-ii_revb_900mv_0c.dmf.ddb/ddb_nd5revb-ii_revb_900mv_100c.dmf.ddb/ddb_nd5revb-ii_revb_900mv_110c.dmf.ddb/ddb_nd5revb-ii_revb_900mv_125c.dmf.ddb/ddb_nd5revb-ii_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-ii_reves_900mv_0c.dmf.ddb/ddb_nd5revb-ii_reves_900mv_100c.dmf.ddb/ddb_nd5revb-ii_reves_900mv_110c.dmf.ddb/ddb_nd5revb-ii_reves_900mv_125c.dmf.ddb/ddb_nd5revb-ii_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-ii_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-ii_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-ii_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-ii_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-ii_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-ii_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-ii_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-ii_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-ii_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-ii_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-iibin_reva_900mv_0c.dmf.ddb/ddb_nd5revb-iibin_reva_900mv_100c.dmf.ddb/ddb_nd5revb-iibin_reva_900mv_110c.dmf.ddb/ddb_nd5revb-iibin_reva_900mv_125c.dmf.ddb/ddb_nd5revb-iibin_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-iibin_revb_900mv_0c.dmf.ddb/ddb_nd5revb-iibin_revb_900mv_100c.dmf.ddb/ddb_nd5revb-iibin_revb_900mv_110c.dmf.ddb/ddb_nd5revb-iibin_revb_900mv_125c.dmf.ddb/ddb_nd5revb-iibin_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-iibin_reves_900mv_0c.dmf.ddb/ddb_nd5revb-iibin_reves_900mv_100c.dmf.ddb/ddb_nd5revb-iibin_reves_900mv_110c.dmf.ddb/ddb_nd5revb-iibin_reves_900mv_125c.dmf.ddb/ddb_nd5revb-iibin_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-iibin_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-iibin_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-iibin_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-iibin_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-iibin_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-iibin_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-iibin_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-iibin_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-iibin_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-iibin_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-iiscaled_reva_900mv_0c.dmf.ddb/ddb_nd5revb-iiscaled_reva_900mv_100c.dmf.ddb/ddb_nd5revb-iiscaled_reva_900mv_110c.dmf.ddb/ddb_nd5revb-iiscaled_reva_900mv_125c.dmf.ddb/ddb_nd5revb-iiscaled_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-iiscaled_revb_900mv_0c.dmf.ddb/ddb_nd5revb-iiscaled_revb_900mv_100c.dmf.ddb/ddb_nd5revb-iiscaled_revb_900mv_110c.dmf.ddb/ddb_nd5revb-iiscaled_revb_900mv_125c.dmf.ddb/ddb_nd5revb-iiscaled_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-iiscaled_reves_900mv_0c.dmf.ddb/ddb_nd5revb-iiscaled_reves_900mv_100c.dmf.ddb/ddb_nd5revb-iiscaled_reves_900mv_110c.dmf.ddb/ddb_nd5revb-iiscaled_reves_900mv_125c.dmf.ddb/ddb_nd5revb-iiscaled_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-iiscaled_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-iiscaled_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-iiscaled_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-iiscaled_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-iiscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-iiscaled_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-iiscaled_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-iiscaled_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-iiscaled_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-iiscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-m_reva_850mv_0c.dmf.ddb/ddb_nd5revb-m_reva_850mv_100c.dmf.ddb/ddb_nd5revb-m_reva_850mv_110c.dmf.ddb/ddb_nd5revb-m_reva_850mv_125c.dmf.ddb/ddb_nd5revb-m_reva_850mv_n40c.dmf.ddb/ddb_nd5revb-m_reva_900mv_0c.dmf.ddb/ddb_nd5revb-m_reva_900mv_100c.dmf.ddb/ddb_nd5revb-m_reva_900mv_110c.dmf.ddb/ddb_nd5revb-m_reva_900mv_125c.dmf.ddb/ddb_nd5revb-m_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-m_revb_850mv_0c.dmf.ddb/ddb_nd5revb-m_revb_850mv_100c.dmf.ddb/ddb_nd5revb-m_revb_850mv_110c.dmf.ddb/ddb_nd5revb-m_revb_850mv_125c.dmf.ddb/ddb_nd5revb-m_revb_850mv_n40c.dmf.ddb/ddb_nd5revb-m_revb_900mv_0c.dmf.ddb/ddb_nd5revb-m_revb_900mv_0c_fdi.ddb/ddb_nd5revb-m_revb_900mv_100c.dmf.ddb/ddb_nd5revb-m_revb_900mv_100c_fdi.ddb/ddb_nd5revb-m_revb_900mv_110c.dmf.ddb/ddb_nd5revb-m_revb_900mv_125c.dmf.ddb/ddb_nd5revb-m_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-m_revb_900mv_n40c_fdi.ddb/ddb_nd5revb-m_reves_850mv_0c.dmf.ddb/ddb_nd5revb-m_reves_850mv_0c_fdi.ddb/ddb_nd5revb-m_reves_850mv_100c.dmf.ddb/ddb_nd5revb-m_reves_850mv_100c_fdi.ddb/ddb_nd5revb-m_reves_850mv_110c.dmf.ddb/ddb_nd5revb-m_reves_850mv_110c_fdi.ddb/ddb_nd5revb-m_reves_850mv_125c.dmf.ddb/ddb_nd5revb-m_reves_850mv_n40c.dmf.ddb/ddb_nd5revb-m_reves_900mv_0c.dmf.ddb/ddb_nd5revb-m_reves_900mv_0c_fdi.ddb/ddb_nd5revb-m_reves_900mv_100c.dmf.ddb/ddb_nd5revb-m_reves_900mv_100c_fdi.ddb/ddb_nd5revb-m_reves_900mv_110c.dmf.ddb/ddb_nd5revb-m_reves_900mv_110c_fdi.ddb/ddb_nd5revb-m_reves_900mv_125c.dmf.ddb/ddb_nd5revb-m_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-m_reves_900mv_n40c_fdi.ddb/ddb_nd5revb-m_revesa_850mv_0c.dmf.ddb/ddb_nd5revb-m_revesa_850mv_100c.dmf.ddb/ddb_nd5revb-m_revesa_850mv_110c.dmf.ddb/ddb_nd5revb-m_revesa_850mv_125c.dmf.ddb/ddb_nd5revb-m_revesa_850mv_n40c.dmf.ddb/ddb_nd5revb-m_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-m_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-m_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-m_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-m_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-m_revprod_850mv_0c.dmf.ddb/ddb_nd5revb-m_revprod_850mv_0c_fdi.ddb/ddb_nd5revb-m_revprod_850mv_100c.dmf.ddb/ddb_nd5revb-m_revprod_850mv_100c_fdi.ddb/ddb_nd5revb-m_revprod_850mv_110c.dmf.ddb/ddb_nd5revb-m_revprod_850mv_110c_fdi.ddb/ddb_nd5revb-m_revprod_850mv_125c.dmf.ddb/ddb_nd5revb-m_revprod_850mv_n40c.dmf.ddb/ddb_nd5revb-m_revprod_850mv_n40c_fdi.ddb/ddb_nd5revb-m_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-m_revprod_900mv_0c_fdi.ddb/ddb_nd5revb-m_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-m_revprod_900mv_100c_fdi.ddb/ddb_nd5revb-m_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-m_revprod_900mv_110c_fdi.ddb/ddb_nd5revb-m_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-m_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-m_revprod_900mv_n40c_fdi.ddb/ddb_nd5revb-ss_reva_900mv_0c.dmf.ddb/ddb_nd5revb-ss_reva_900mv_100c.dmf.ddb/ddb_nd5revb-ss_reva_900mv_110c.dmf.ddb/ddb_nd5revb-ss_reva_900mv_125c.dmf.ddb/ddb_nd5revb-ss_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-ss_revb_900mv_0c.dmf.ddb/ddb_nd5revb-ss_revb_900mv_100c.dmf.ddb/ddb_nd5revb-ss_revb_900mv_110c.dmf.ddb/ddb_nd5revb-ss_revb_900mv_125c.dmf.ddb/ddb_nd5revb-ss_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-ss_reves_900mv_0c.dmf.ddb/ddb_nd5revb-ss_reves_900mv_100c.dmf.ddb/ddb_nd5revb-ss_reves_900mv_110c.dmf.ddb/ddb_nd5revb-ss_reves_900mv_125c.dmf.ddb/ddb_nd5revb-ss_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-ss_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-ss_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-ss_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-ss_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-ss_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-ss_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-ss_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-ss_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-ss_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-ss_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-ssbin_reva_900mv_0c.dmf.ddb/ddb_nd5revb-ssbin_reva_900mv_100c.dmf.ddb/ddb_nd5revb-ssbin_reva_900mv_110c.dmf.ddb/ddb_nd5revb-ssbin_reva_900mv_125c.dmf.ddb/ddb_nd5revb-ssbin_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-ssbin_revb_900mv_0c.dmf.ddb/ddb_nd5revb-ssbin_revb_900mv_100c.dmf.ddb/ddb_nd5revb-ssbin_revb_900mv_110c.dmf.ddb/ddb_nd5revb-ssbin_revb_900mv_125c.dmf.ddb/ddb_nd5revb-ssbin_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-ssbin_reves_900mv_0c.dmf.ddb/ddb_nd5revb-ssbin_reves_900mv_100c.dmf.ddb/ddb_nd5revb-ssbin_reves_900mv_110c.dmf.ddb/ddb_nd5revb-ssbin_reves_900mv_125c.dmf.ddb/ddb_nd5revb-ssbin_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-ssbin_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-ssbin_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-ssbin_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-ssbin_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-ssbin_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-ssbin_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-ssbin_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-ssbin_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-ssbin_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-ssbin_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-ssscaled_reva_900mv_0c.dmf.ddb/ddb_nd5revb-ssscaled_reva_900mv_100c.dmf.ddb/ddb_nd5revb-ssscaled_reva_900mv_110c.dmf.ddb/ddb_nd5revb-ssscaled_reva_900mv_125c.dmf.ddb/ddb_nd5revb-ssscaled_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-ssscaled_revb_900mv_0c.dmf.ddb/ddb_nd5revb-ssscaled_revb_900mv_100c.dmf.ddb/ddb_nd5revb-ssscaled_revb_900mv_110c.dmf.ddb/ddb_nd5revb-ssscaled_revb_900mv_125c.dmf.ddb/ddb_nd5revb-ssscaled_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-ssscaled_reves_900mv_0c.dmf.ddb/ddb_nd5revb-ssscaled_reves_900mv_100c.dmf.ddb/ddb_nd5revb-ssscaled_reves_900mv_110c.dmf.ddb/ddb_nd5revb-ssscaled_reves_900mv_125c.dmf.ddb/ddb_nd5revb-ssscaled_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-ssscaled_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-ssscaled_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-ssscaled_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-ssscaled_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-ssscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-ssscaled_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-ssscaled_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-ssscaled_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-ssscaled_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-ssscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-tt_reva_800mv_0c.dmf.ddb/ddb_nd5revb-tt_reva_800mv_100c.dmf.ddb/ddb_nd5revb-tt_reva_800mv_110c.dmf.ddb/ddb_nd5revb-tt_reva_800mv_125c.dmf.ddb/ddb_nd5revb-tt_reva_800mv_n40c.dmf.ddb/ddb_nd5revb-tt_reva_850mv_0c.dmf.ddb/ddb_nd5revb-tt_reva_850mv_100c.dmf.ddb/ddb_nd5revb-tt_reva_850mv_110c.dmf.ddb/ddb_nd5revb-tt_reva_850mv_125c.dmf.ddb/ddb_nd5revb-tt_reva_850mv_n40c.dmf.ddb/ddb_nd5revb-tt_reva_900mv_0c.dmf.ddb/ddb_nd5revb-tt_reva_900mv_100c.dmf.ddb/ddb_nd5revb-tt_reva_900mv_110c.dmf.ddb/ddb_nd5revb-tt_reva_900mv_125c.dmf.ddb/ddb_nd5revb-tt_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-tt_reva_vid2_0c.dmf.ddb/ddb_nd5revb-tt_reva_vid2_100c.dmf.ddb/ddb_nd5revb-tt_reva_vid2_110c.dmf.ddb/ddb_nd5revb-tt_reva_vid2_125c.dmf.ddb/ddb_nd5revb-tt_reva_vid2_n40c.dmf.ddb/ddb_nd5revb-tt_reva_vid3a_0c.dmf.ddb/ddb_nd5revb-tt_reva_vid3a_100c.dmf.ddb/ddb_nd5revb-tt_reva_vid3a_110c.dmf.ddb/ddb_nd5revb-tt_reva_vid3a_125c.dmf.ddb/ddb_nd5revb-tt_reva_vid3a_n40c.dmf.ddb/ddb_nd5revb-tt_revb_800mv_0c.dmf.ddb/ddb_nd5revb-tt_revb_800mv_100c.dmf.ddb/ddb_nd5revb-tt_revb_800mv_110c.dmf.ddb/ddb_nd5revb-tt_revb_800mv_125c.dmf.ddb/ddb_nd5revb-tt_revb_800mv_n40c.dmf.ddb/ddb_nd5revb-tt_revb_850mv_0c.dmf.ddb/ddb_nd5revb-tt_revb_850mv_100c.dmf.ddb/ddb_nd5revb-tt_revb_850mv_110c.dmf.ddb/ddb_nd5revb-tt_revb_850mv_125c.dmf.ddb/ddb_nd5revb-tt_revb_850mv_n40c.dmf.ddb/ddb_nd5revb-tt_revb_900mv_0c.dmf.ddb/ddb_nd5revb-tt_revb_900mv_100c.dmf.ddb/ddb_nd5revb-tt_revb_900mv_110c.dmf.ddb/ddb_nd5revb-tt_revb_900mv_125c.dmf.ddb/ddb_nd5revb-tt_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-tt_revb_vid2_0c.dmf.ddb/ddb_nd5revb-tt_revb_vid2_100c.dmf.ddb/ddb_nd5revb-tt_revb_vid2_110c.dmf.ddb/ddb_nd5revb-tt_revb_vid2_125c.dmf.ddb/ddb_nd5revb-tt_revb_vid2_n40c.dmf.ddb/ddb_nd5revb-tt_revb_vid3a_0c.dmf.ddb/ddb_nd5revb-tt_revb_vid3a_100c.dmf.ddb/ddb_nd5revb-tt_revb_vid3a_110c.dmf.ddb/ddb_nd5revb-tt_revb_vid3a_125c.dmf.ddb/ddb_nd5revb-tt_revb_vid3a_n40c.dmf.ddb/ddb_nd5revb-tt_reves_800mv_0c.dmf.ddb/ddb_nd5revb-tt_reves_800mv_100c.dmf.ddb/ddb_nd5revb-tt_reves_800mv_110c.dmf.ddb/ddb_nd5revb-tt_reves_800mv_125c.dmf.ddb/ddb_nd5revb-tt_reves_800mv_n40c.dmf.ddb/ddb_nd5revb-tt_reves_850mv_0c.dmf.ddb/ddb_nd5revb-tt_reves_850mv_100c.dmf.ddb/ddb_nd5revb-tt_reves_850mv_110c.dmf.ddb/ddb_nd5revb-tt_reves_850mv_125c.dmf.ddb/ddb_nd5revb-tt_reves_850mv_n40c.dmf.ddb/ddb_nd5revb-tt_reves_900mv_0c.dmf.ddb/ddb_nd5revb-tt_reves_900mv_100c.dmf.ddb/ddb_nd5revb-tt_reves_900mv_110c.dmf.ddb/ddb_nd5revb-tt_reves_900mv_125c.dmf.ddb/ddb_nd5revb-tt_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-tt_reves_vid2_0c.dmf.ddb/ddb_nd5revb-tt_reves_vid2_100c.dmf.ddb/ddb_nd5revb-tt_reves_vid2_110c.dmf.ddb/ddb_nd5revb-tt_reves_vid2_125c.dmf.ddb/ddb_nd5revb-tt_reves_vid2_n40c.dmf.ddb/ddb_nd5revb-tt_reves_vid3a_0c.dmf.ddb/ddb_nd5revb-tt_reves_vid3a_100c.dmf.ddb/ddb_nd5revb-tt_reves_vid3a_110c.dmf.ddb/ddb_nd5revb-tt_reves_vid3a_125c.dmf.ddb/ddb_nd5revb-tt_reves_vid3a_n40c.dmf.ddb/ddb_nd5revb-tt_revesa_800mv_0c.dmf.ddb/ddb_nd5revb-tt_revesa_800mv_100c.dmf.ddb/ddb_nd5revb-tt_revesa_800mv_110c.dmf.ddb/ddb_nd5revb-tt_revesa_800mv_125c.dmf.ddb/ddb_nd5revb-tt_revesa_800mv_n40c.dmf.ddb/ddb_nd5revb-tt_revesa_850mv_0c.dmf.ddb/ddb_nd5revb-tt_revesa_850mv_100c.dmf.ddb/ddb_nd5revb-tt_revesa_850mv_110c.dmf.ddb/ddb_nd5revb-tt_revesa_850mv_125c.dmf.ddb/ddb_nd5revb-tt_revesa_850mv_n40c.dmf.ddb/ddb_nd5revb-tt_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-tt_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-tt_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-tt_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-tt_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-tt_revesa_vid2_0c.dmf.ddb/ddb_nd5revb-tt_revesa_vid2_100c.dmf.ddb/ddb_nd5revb-tt_revesa_vid2_110c.dmf.ddb/ddb_nd5revb-tt_revesa_vid2_125c.dmf.ddb/ddb_nd5revb-tt_revesa_vid2_n40c.dmf.ddb/ddb_nd5revb-tt_revesa_vid3a_0c.dmf.ddb/ddb_nd5revb-tt_revesa_vid3a_100c.dmf.ddb/ddb_nd5revb-tt_revesa_vid3a_110c.dmf.ddb/ddb_nd5revb-tt_revesa_vid3a_125c.dmf.ddb/ddb_nd5revb-tt_revesa_vid3a_n40c.dmf.ddb/ddb_nd5revb-tt_revprod_800mv_0c.dmf.ddb/ddb_nd5revb-tt_revprod_800mv_100c.dmf.ddb/ddb_nd5revb-tt_revprod_800mv_110c.dmf.ddb/ddb_nd5revb-tt_revprod_800mv_125c.dmf.ddb/ddb_nd5revb-tt_revprod_800mv_n40c.dmf.ddb/ddb_nd5revb-tt_revprod_850mv_0c.dmf.ddb/ddb_nd5revb-tt_revprod_850mv_100c.dmf.ddb/ddb_nd5revb-tt_revprod_850mv_110c.dmf.ddb/ddb_nd5revb-tt_revprod_850mv_125c.dmf.ddb/ddb_nd5revb-tt_revprod_850mv_n40c.dmf.ddb/ddb_nd5revb-tt_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-tt_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-tt_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-tt_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-tt_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-tt_revprod_vid2_0c.dmf.ddb/ddb_nd5revb-tt_revprod_vid2_100c.dmf.ddb/ddb_nd5revb-tt_revprod_vid2_110c.dmf.ddb/ddb_nd5revb-tt_revprod_vid2_125c.dmf.ddb/ddb_nd5revb-tt_revprod_vid2_n40c.dmf.ddb/ddb_nd5revb-tt_revprod_vid3a_0c.dmf.ddb/ddb_nd5revb-tt_revprod_vid3a_100c.dmf.ddb/ddb_nd5revb-tt_revprod_vid3a_110c.dmf.ddb/ddb_nd5revb-tt_revprod_vid3a_125c.dmf.ddb/ddb_nd5revb-tt_revprod_vid3a_n40c.dmf.ddb/ddb_nd5revb-ttbin_reva_800mv_0c.dmf.ddb/ddb_nd5revb-ttbin_reva_800mv_100c.dmf.ddb/ddb_nd5revb-ttbin_reva_800mv_110c.dmf.ddb/ddb_nd5revb-ttbin_reva_800mv_125c.dmf.ddb/ddb_nd5revb-ttbin_reva_800mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_reva_850mv_0c.dmf.ddb/ddb_nd5revb-ttbin_reva_850mv_100c.dmf.ddb/ddb_nd5revb-ttbin_reva_850mv_110c.dmf.ddb/ddb_nd5revb-ttbin_reva_850mv_125c.dmf.ddb/ddb_nd5revb-ttbin_reva_850mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_reva_900mv_0c.dmf.ddb/ddb_nd5revb-ttbin_reva_900mv_100c.dmf.ddb/ddb_nd5revb-ttbin_reva_900mv_110c.dmf.ddb/ddb_nd5revb-ttbin_reva_900mv_125c.dmf.ddb/ddb_nd5revb-ttbin_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_reva_vid2_0c.dmf.ddb/ddb_nd5revb-ttbin_reva_vid2_100c.dmf.ddb/ddb_nd5revb-ttbin_reva_vid2_110c.dmf.ddb/ddb_nd5revb-ttbin_reva_vid2_125c.dmf.ddb/ddb_nd5revb-ttbin_reva_vid2_n40c.dmf.ddb/ddb_nd5revb-ttbin_reva_vid3a_0c.dmf.ddb/ddb_nd5revb-ttbin_reva_vid3a_100c.dmf.ddb/ddb_nd5revb-ttbin_reva_vid3a_110c.dmf.ddb/ddb_nd5revb-ttbin_reva_vid3a_125c.dmf.ddb/ddb_nd5revb-ttbin_reva_vid3a_n40c.dmf.ddb/ddb_nd5revb-ttbin_revb_800mv_0c.dmf.ddb/ddb_nd5revb-ttbin_revb_800mv_100c.dmf.ddb/ddb_nd5revb-ttbin_revb_800mv_110c.dmf.ddb/ddb_nd5revb-ttbin_revb_800mv_125c.dmf.ddb/ddb_nd5revb-ttbin_revb_800mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_revb_850mv_0c.dmf.ddb/ddb_nd5revb-ttbin_revb_850mv_100c.dmf.ddb/ddb_nd5revb-ttbin_revb_850mv_110c.dmf.ddb/ddb_nd5revb-ttbin_revb_850mv_125c.dmf.ddb/ddb_nd5revb-ttbin_revb_850mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_revb_900mv_0c.dmf.ddb/ddb_nd5revb-ttbin_revb_900mv_100c.dmf.ddb/ddb_nd5revb-ttbin_revb_900mv_110c.dmf.ddb/ddb_nd5revb-ttbin_revb_900mv_125c.dmf.ddb/ddb_nd5revb-ttbin_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_revb_vid2_0c.dmf.ddb/ddb_nd5revb-ttbin_revb_vid2_100c.dmf.ddb/ddb_nd5revb-ttbin_revb_vid2_110c.dmf.ddb/ddb_nd5revb-ttbin_revb_vid2_125c.dmf.ddb/ddb_nd5revb-ttbin_revb_vid2_n40c.dmf.ddb/ddb_nd5revb-ttbin_revb_vid3a_0c.dmf.ddb/ddb_nd5revb-ttbin_revb_vid3a_100c.dmf.ddb/ddb_nd5revb-ttbin_revb_vid3a_110c.dmf.ddb/ddb_nd5revb-ttbin_revb_vid3a_125c.dmf.ddb/ddb_nd5revb-ttbin_revb_vid3a_n40c.dmf.ddb/ddb_nd5revb-ttbin_reves_800mv_0c.dmf.ddb/ddb_nd5revb-ttbin_reves_800mv_100c.dmf.ddb/ddb_nd5revb-ttbin_reves_800mv_110c.dmf.ddb/ddb_nd5revb-ttbin_reves_800mv_125c.dmf.ddb/ddb_nd5revb-ttbin_reves_800mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_reves_850mv_0c.dmf.ddb/ddb_nd5revb-ttbin_reves_850mv_100c.dmf.ddb/ddb_nd5revb-ttbin_reves_850mv_110c.dmf.ddb/ddb_nd5revb-ttbin_reves_850mv_125c.dmf.ddb/ddb_nd5revb-ttbin_reves_850mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_reves_900mv_0c.dmf.ddb/ddb_nd5revb-ttbin_reves_900mv_100c.dmf.ddb/ddb_nd5revb-ttbin_reves_900mv_110c.dmf.ddb/ddb_nd5revb-ttbin_reves_900mv_125c.dmf.ddb/ddb_nd5revb-ttbin_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_reves_vid2_0c.dmf.ddb/ddb_nd5revb-ttbin_reves_vid2_100c.dmf.ddb/ddb_nd5revb-ttbin_reves_vid2_110c.dmf.ddb/ddb_nd5revb-ttbin_reves_vid2_125c.dmf.ddb/ddb_nd5revb-ttbin_reves_vid2_n40c.dmf.ddb/ddb_nd5revb-ttbin_reves_vid3a_0c.dmf.ddb/ddb_nd5revb-ttbin_reves_vid3a_100c.dmf.ddb/ddb_nd5revb-ttbin_reves_vid3a_110c.dmf.ddb/ddb_nd5revb-ttbin_reves_vid3a_125c.dmf.ddb/ddb_nd5revb-ttbin_reves_vid3a_n40c.dmf.ddb/ddb_nd5revb-ttbin_revesa_800mv_0c.dmf.ddb/ddb_nd5revb-ttbin_revesa_800mv_100c.dmf.ddb/ddb_nd5revb-ttbin_revesa_800mv_110c.dmf.ddb/ddb_nd5revb-ttbin_revesa_800mv_125c.dmf.ddb/ddb_nd5revb-ttbin_revesa_800mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_revesa_850mv_0c.dmf.ddb/ddb_nd5revb-ttbin_revesa_850mv_100c.dmf.ddb/ddb_nd5revb-ttbin_revesa_850mv_110c.dmf.ddb/ddb_nd5revb-ttbin_revesa_850mv_125c.dmf.ddb/ddb_nd5revb-ttbin_revesa_850mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-ttbin_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-ttbin_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-ttbin_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-ttbin_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_revesa_vid2_0c.dmf.ddb/ddb_nd5revb-ttbin_revesa_vid2_100c.dmf.ddb/ddb_nd5revb-ttbin_revesa_vid2_110c.dmf.ddb/ddb_nd5revb-ttbin_revesa_vid2_125c.dmf.ddb/ddb_nd5revb-ttbin_revesa_vid2_n40c.dmf.ddb/ddb_nd5revb-ttbin_revesa_vid3a_0c.dmf.ddb/ddb_nd5revb-ttbin_revesa_vid3a_100c.dmf.ddb/ddb_nd5revb-ttbin_revesa_vid3a_110c.dmf.ddb/ddb_nd5revb-ttbin_revesa_vid3a_125c.dmf.ddb/ddb_nd5revb-ttbin_revesa_vid3a_n40c.dmf.ddb/ddb_nd5revb-ttbin_revprod_800mv_0c.dmf.ddb/ddb_nd5revb-ttbin_revprod_800mv_100c.dmf.ddb/ddb_nd5revb-ttbin_revprod_800mv_110c.dmf.ddb/ddb_nd5revb-ttbin_revprod_800mv_125c.dmf.ddb/ddb_nd5revb-ttbin_revprod_800mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_revprod_850mv_0c.dmf.ddb/ddb_nd5revb-ttbin_revprod_850mv_100c.dmf.ddb/ddb_nd5revb-ttbin_revprod_850mv_110c.dmf.ddb/ddb_nd5revb-ttbin_revprod_850mv_125c.dmf.ddb/ddb_nd5revb-ttbin_revprod_850mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-ttbin_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-ttbin_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-ttbin_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-ttbin_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-ttbin_revprod_vid2_0c.dmf.ddb/ddb_nd5revb-ttbin_revprod_vid2_100c.dmf.ddb/ddb_nd5revb-ttbin_revprod_vid2_110c.dmf.ddb/ddb_nd5revb-ttbin_revprod_vid2_125c.dmf.ddb/ddb_nd5revb-ttbin_revprod_vid2_n40c.dmf.ddb/ddb_nd5revb-ttbin_revprod_vid3a_0c.dmf.ddb/ddb_nd5revb-ttbin_revprod_vid3a_100c.dmf.ddb/ddb_nd5revb-ttbin_revprod_vid3a_110c.dmf.ddb/ddb_nd5revb-ttbin_revprod_vid3a_125c.dmf.ddb/ddb_nd5revb-ttbin_revprod_vid3a_n40c.dmf.ddb/ddb_nd5revb-ttscaled_reva_800mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_reva_800mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_reva_800mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_reva_800mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_reva_800mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_reva_850mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_reva_850mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_reva_850mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_reva_850mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_reva_850mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_reva_900mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_reva_900mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_reva_900mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_reva_900mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_reva_900mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_reva_vid2_0c.dmf.ddb/ddb_nd5revb-ttscaled_reva_vid2_100c.dmf.ddb/ddb_nd5revb-ttscaled_reva_vid2_110c.dmf.ddb/ddb_nd5revb-ttscaled_reva_vid2_125c.dmf.ddb/ddb_nd5revb-ttscaled_reva_vid2_n40c.dmf.ddb/ddb_nd5revb-ttscaled_reva_vid3a_0c.dmf.ddb/ddb_nd5revb-ttscaled_reva_vid3a_100c.dmf.ddb/ddb_nd5revb-ttscaled_reva_vid3a_110c.dmf.ddb/ddb_nd5revb-ttscaled_reva_vid3a_125c.dmf.ddb/ddb_nd5revb-ttscaled_reva_vid3a_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revb_800mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_revb_800mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_revb_800mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_revb_800mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_revb_800mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revb_850mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_revb_850mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_revb_850mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_revb_850mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_revb_850mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revb_900mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_revb_900mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_revb_900mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_revb_900mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_revb_900mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revb_vid2_0c.dmf.ddb/ddb_nd5revb-ttscaled_revb_vid2_100c.dmf.ddb/ddb_nd5revb-ttscaled_revb_vid2_110c.dmf.ddb/ddb_nd5revb-ttscaled_revb_vid2_125c.dmf.ddb/ddb_nd5revb-ttscaled_revb_vid2_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revb_vid3a_0c.dmf.ddb/ddb_nd5revb-ttscaled_revb_vid3a_100c.dmf.ddb/ddb_nd5revb-ttscaled_revb_vid3a_110c.dmf.ddb/ddb_nd5revb-ttscaled_revb_vid3a_125c.dmf.ddb/ddb_nd5revb-ttscaled_revb_vid3a_n40c.dmf.ddb/ddb_nd5revb-ttscaled_reves_800mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_reves_800mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_reves_800mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_reves_800mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_reves_800mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_reves_850mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_reves_850mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_reves_850mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_reves_850mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_reves_850mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_reves_900mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_reves_900mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_reves_900mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_reves_900mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_reves_900mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_reves_vid2_0c.dmf.ddb/ddb_nd5revb-ttscaled_reves_vid2_100c.dmf.ddb/ddb_nd5revb-ttscaled_reves_vid2_110c.dmf.ddb/ddb_nd5revb-ttscaled_reves_vid2_125c.dmf.ddb/ddb_nd5revb-ttscaled_reves_vid2_n40c.dmf.ddb/ddb_nd5revb-ttscaled_reves_vid3a_0c.dmf.ddb/ddb_nd5revb-ttscaled_reves_vid3a_100c.dmf.ddb/ddb_nd5revb-ttscaled_reves_vid3a_110c.dmf.ddb/ddb_nd5revb-ttscaled_reves_vid3a_125c.dmf.ddb/ddb_nd5revb-ttscaled_reves_vid3a_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_800mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_800mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_800mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_800mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_850mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_850mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_850mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_850mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_900mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_900mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_900mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_900mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_vid2_0c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_vid2_100c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_vid2_110c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_vid2_125c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_vid2_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_vid3a_0c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_vid3a_100c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_vid3a_110c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_vid3a_125c.dmf.ddb/ddb_nd5revb-ttscaled_revesa_vid3a_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_800mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_800mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_800mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_800mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_850mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_850mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_850mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_850mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_900mv_0c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_900mv_100c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_900mv_110c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_900mv_125c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_vid2_0c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_vid2_100c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_vid2_110c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_vid2_125c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_vid2_n40c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_vid3a_0c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_vid3a_100c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_vid3a_110c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_vid3a_125c.dmf.ddb/ddb_nd5revb-ttscaled_revprod_vid3a_n40c.dmf.ddb/ddb_nd5revb.translate.pb/ddb_nd5revb_ares.ddb/ddb_nd5revb_asmm.ddb/ddb_nd5revb_bcm_asm_data.ddb/ddb_nd5revb_bcm_device.ddb/ddb_nd5revb_bcm_floorplan.ddb/ddb_nd5revb_bcm_powerdown.ddb/ddb_nd5revb_clock_util.bdb/ddb_nd5revb_constra.ddb/ddb_nd5revb_constra_ttk.ddb/ddb_nd5revb_crosstalk_uisf_crosstalk.ddb/ddb_nd5revb_die_comb.ddb/ddb_nd5revb_dspf_route_info_manager_chain.ddb/ddb_nd5revb_dspf_route_info_manager_clkredct.ddb/ddb_nd5revb_dspf_route_info_manager_clocks.ddb/ddb_nd5revb_dspf_route_info_manager_crete.ddb/ddb_nd5revb_dspf_route_info_manager_red_tax.ddb/ddb_nd5revb_dspf_route_info_manager_redundancy.ddb/ddb_nd5revb_dspf_route_info_manager_redundancy_print.ddb/ddb_nd5revb_dspf_route_info_manager_ufict.ddb/ddb_nd5revb_dspf_route_info_manager_xtalk.ddb/ddb_nd5revb_dspf_routing_models_common.mdb/ddb_nd5revb_dspf_routing_models_prcf.mdb/ddb_nd5revb_dspf_routing_models_prcs.mdb/ddb_nd5revb_dspf_routing_models_tttt.mdb/ddb_nd5revb_gid_database.ddb/ddb_nd5revb_gui_pad_info.json/ddb_nd5revb_h_gx_es2_hdr.ddb/ddb_nd5revb_h_gx_es2_pad.ddb/ddb_nd5revb_h_gx_es2fbga1760_pkg.ddb/ddb_nd5revb_h_gx_es2fbga2397b_pkg.ddb/ddb_nd5revb_h_gx_es2fbga2912e_pkg.ddb/ddb_nd5revb_hdr.ddb/ddb_nd5revb_info_counts.ddb/ddb_nd5revb_l_gx_eccn_hdr.ddb/ddb_nd5revb_l_gx_eccn_pad.ddb/ddb_nd5revb_l_gx_eccnfbga1760_pkg.ddb/ddb_nd5revb_l_gx_es3_hdr.ddb/ddb_nd5revb_l_gx_es3_pad.ddb/ddb_nd5revb_l_gx_es3fbga1760_pkg.ddb/ddb_nd5revb_l_gx_es3fbga2397b_pkg.ddb/ddb_nd5revb_l_gx_gui_pad_info.json/ddb_nd5revb_l_gx_hdr.ddb/ddb_nd5revb_l_gx_pad.ddb/ddb_nd5revb_l_gx_v_hdr.ddb/ddb_nd5revb_l_gx_v_pad.ddb/ddb_nd5revb_l_gx_vfbga1760_pkg.ddb/ddb_nd5revb_l_gx_vfbga2397b_pkg.ddb/ddb_nd5revb_l_gx_vfbga2912e_pkg.ddb/ddb_nd5revb_l_gxfbga1760_pkg.ddb/ddb_nd5revb_l_gxfbga2397b_pkg.ddb/ddb_nd5revb_l_gxfbga2912e_pkg.ddb/ddb_nd5revb_l_pad.ddb/ddb_nd5revb_l_sx_es2_hdr.ddb/ddb_nd5revb_l_sx_es2_pad.ddb/ddb_nd5revb_l_sx_es2fbga1760_pkg.ddb/ddb_nd5revb_l_sx_es2fbga2397b_pkg.ddb/ddb_nd5revb_l_sx_es3_hdr.ddb/ddb_nd5revb_l_sx_es3_pad.ddb/ddb_nd5revb_l_sx_es3fbga1760_pkg.ddb/ddb_nd5revb_l_sx_es3fbga2397b_pkg.ddb/ddb_nd5revb_l_sx_es_hdr.ddb/ddb_nd5revb_l_sx_es_pad.ddb/ddb_nd5revb_l_sx_esfbga1760_pkg.ddb/ddb_nd5revb_l_sx_esfbga2397b_pkg.ddb/ddb_nd5revb_l_sx_hdr.ddb/ddb_nd5revb_l_sx_pad.ddb/ddb_nd5revb_l_sx_v_hdr.ddb/ddb_nd5revb_l_sx_v_pad.ddb/ddb_nd5revb_l_sx_vfbga1760_pkg.ddb/ddb_nd5revb_l_sx_vfbga2397b_pkg.ddb/ddb_nd5revb_l_sx_vfbga2912e_pkg.ddb/ddb_nd5revb_l_sxfbga1760_pkg.ddb/ddb_nd5revb_l_sxfbga2397b_pkg.ddb/ddb_nd5revb_l_sxfbga2597v_pkg.ddb/ddb_nd5revb_l_sxfbga2912e_pkg.ddb/ddb_nd5revb_pad.ddb/ddb_nd5revb_place.ddb/ddb_nd5revb_routing.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chain_common.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_ff_spd_0_bin1_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_ff_spd_100_bin1_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_tt_spd_0_bin1_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin1_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_ff_spd_0_bin1_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_ff_spd_100_bin1_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_tt_spd_0_bin1_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin1_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clkredct_common.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_clocks_common.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_crete_common.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_ff_hold_125_bin2s_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_ff_hold_m40_bin2s_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_ff_m40.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_ff_spd_0_bin1_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_ff_spd_100_bin1_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_ff_spd_0_bin1_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_ff_spd_100_bin1_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_tt_spd_0_bin1_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin1_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_red_tax.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_red_tax_common.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_redundancy_common.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_ss_m40.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_ss_spd_0_bin2v_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_ss_spd_0_bin3v_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_ss_spd_100_bin2v_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_ss_spd_100_bin3v_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_tblp.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_tt_spd_0_bin1_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_tt_spd_100_bin1_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_tt_spd_100_bin2s_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_tt_spd_100_bin3ll_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_tt_spd_m40_bin2s_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_tt_spd_m40_bin3ll_unscaled.ddb/ddb_nd5revb_timing_routing_delays_physrep_delays_xtalk_common.ddb/ddb_nd5revbfbga1760_pkg.ddb/ddb_nd5revbfbga2397b_pkg.ddb/ddb_nd5revbfbga2912e_pkg.ddb/ddb_prsec_ctn.ddb/ddb_u2b2_generic_hipi_util_sql.db/ddb_u2b2_generic_lab_utils_sql.db/msf_meta.pb/nd5revb_fbga_1760__uidb.json/nd5revb_fbga_2397_b_uidb.json/nd5revb_fbga_2912_e_uidb.json/nd5revb_l_gx_eccn_fbga_1760__uidb.json/nd5revb_l_gx_fbga_1760__uidb.json/nd5revb_l_gx_fbga_2397_b_uidb.json/nd5revb_l_gx_fbga_2912_e_uidb.json/nd5revb_l_sx_fbga_1760__uidb.json/nd5revb_l_sx_fbga_2397_b_uidb.json/nd5revb_l_sx_fbga_2597_v_uidb.json/nd5revb_l_sx_fbga_2912_e_uidb.json/pmsf_meta.pb/smh_meta.pb/sof_meta.pb

filetypes:
[cell repeats an earlier one in this file: 1382 characters]


filenames: alt_e100_tx_top_siv.qpf/alt_e100_tx_top_siv.qsf/alt_e100_tx_top_siv.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/example/alt_e100_tx_top_siv


filenames: altera_eth_tse_pcs.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs/intelfpga


filenames: altera_merlin_burst_adapter_13_1.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/merlin/altera_merlin_burst_adapter/13_1_source


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_xcvr_generic/mentor/ctrl

filenames:
[cell repeats an earlier one in this file: 270 characters]


filenames: perfq
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/software/dpdk/dpdk/examples/mcdma-test


filenames: ilk_20l_6g_rx_stripe_adapter.v/ilk_20l_6g_tx_stripe_adapter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/ilk_striper/20lane/mentor


filenames: alt_vip_common_generic_step_count.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_generic_step_count/src_hdl


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/rtl/ast

filenames:
[cell repeats an earlier one in this file: 316 characters]


filenames: cm_rule_cpri_auto.tcl/cm_rule_cpri_auto_tb.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_common_design_example_rules/cm_rule_cpri_auto


filetypes: ffffffddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_oct/altera_oct_core20

filenames:
  altera_oct.sv/altera_oct.sv.terp/altera_oct_hw.tcl/altera_oct_um_fsm.sv/altera_oct_um_fsm.sv.terp/common_gui.properties/intelfpga/mentor/migration_map.csv


filenames: vcs
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/simulation/ed_sim/synopsys


filetypes: ffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/seriallite_iii/example/example_tb/scripts/a10/ac

filenames:
[cell repeats an earlier one in this file: 674 characters]


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/common/rtl/synopsys/soft_logics

filenames:
[cell repeats an earlier one in this file: 428 characters]


filenames: alt_e40_jtag_avmm.v/alt_e40_reset_controller.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/40g/mentor/rtl/top


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_uflex_interlaken/components

filenames:
  aldec/alt_ready_skid.sv/cadence/intelfpga/mentor/pulse_synchronizer_with_queue.sv/synopsys/uflex_ilk_a10mlab.sv/uflex_ilk_add3_cmp3.sv/uflex_ilk_altera_syncram.sv/uflex_ilk_altera_syncram_mlab.sv/uflex_ilk_and_r.sv/uflex_ilk_barrel_layer.sv/uflex_ilk_barrel_shift.sv/uflex_ilk_compressor_12to4.sv/uflex_ilk_compressor_36to6.sv/uflex_ilk_compressor_3to2.sv/uflex_ilk_compressor_4to3.sv/uflex_ilk_compressor_5to3.sv/uflex_ilk_compressor_6to3.sv/uflex_ilk_compressor_8to4.sv/uflex_ilk_count_to_here_12.sv/uflex_ilk_count_to_here_20.sv/uflex_ilk_count_to_here_8.sv/uflex_ilk_crc24_evo1.sv/uflex_ilk_crc24_evo10.sv/uflex_ilk_crc24_evo11.sv/uflex_ilk_crc24_evo12.sv/uflex_ilk_crc24_evo2.sv/uflex_ilk_crc24_evo3.sv/uflex_ilk_crc24_evo4.sv/uflex_ilk_crc24_evo5.sv/uflex_ilk_crc24_evo6.sv/uflex_ilk_crc24_evo7.sv/uflex_ilk_crc24_evo8.sv/uflex_ilk_crc24_evo9.sv/uflex_ilk_crc24_in12.sv/uflex_ilk_crc24_in20.sv/uflex_ilk_crc24_in4.sv/uflex_ilk_crc24_in8.sv/uflex_ilk_crc24_sig.sv/uflex_ilk_cross_bus.sv/uflex_ilk_delay_mlab.sv/uflex_ilk_delay_regs.sv/uflex_ilk_delay_regs_def_1.sv/uflex_ilk_eq_12.sv/uflex_ilk_eq_3.sv/uflex_ilk_eq_5_ena.sv/uflex_ilk_fifo_4.sv/uflex_ilk_fifo_8.sv/uflex_ilk_fmmlab.sv/uflex_ilk_frequency_monitor.sv/uflex_ilk_has1one36bits.sv/uflex_ilk_has1one6bits.sv/uflex_ilk_has2one36bits.sv/uflex_ilk_has2one6bits.sv/uflex_ilk_has3one36bits.sv/uflex_ilk_hyper_pipe.sv/uflex_ilk_index_with_restart_12.sv/uflex_ilk_index_with_restart_24.sv/uflex_ilk_index_with_restart_3.sv/uflex_ilk_index_with_restart_6.sv/uflex_ilk_iw16_sync_fifo_mlab.sv/uflex_ilk_leftmost_one_12_1.sv/uflex_ilk_leftmost_one_12_2.sv/uflex_ilk_leftmost_one_20.sv/uflex_ilk_leftmost_one_4.sv/uflex_ilk_leftmost_one_8.sv/uflex_ilk_m20k.sv/uflex_ilk_mlab.sv/uflex_ilk_mlab_fifo.sv/uflex_ilk_mx12_ena.sv/uflex_ilk_mx16r.sv/uflex_ilk_mx24_ena.sv/uflex_ilk_mx2r.sv/uflex_ilk_mx4r.sv/uflex_ilk_mx8r.sv/uflex_ilk_mx_nto1_r.sv/uflex_ilk_neq_24.sv/uflex_ilk_neq_5_ena.sv/uflex_ilk_nogap_one_12.sv/uflex_ilk_nogap_one_36.sv/uflex_ilk_nogap_one_8.sv/uflex_ilk_one_hot_enc_16.sv/uflex_ilk_one_hot_enc_32.sv/uflex_ilk_one_hot_enc_8.sv/uflex_ilk_or_r.sv/uflex_ilk_page_dealer_12.sv/uflex_ilk_page_dealer_20.sv/uflex_ilk_page_grabber_12.sv/uflex_ilk_page_grabber_24.sv/uflex_ilk_priority_12.sv/uflex_ilk_priority_24.sv/uflex_ilk_priority_6.sv/uflex_ilk_priority_6_upper.sv/uflex_ilk_pulse_stretch_sync.sv/uflex_ilk_reg_delay.sv/uflex_ilk_reset_delay.sv/uflex_ilk_rst_sync.sv/uflex_ilk_s10mlab.sv/uflex_ilk_scfifo_mlab.sv/uflex_ilk_status_sync.sv/uflex_ilk_sum_of_3bit_pair.sv/uflex_ilk_sum_of_3bit_two_1bit.sv/uflex_ilk_sync_fifo_mlab.sv/uflex_ilk_sync_fifo_mlab_2.sv/uflex_ilk_wys_lut.iv/uflex_ilk_wys_lut.sv/uflex_ilk_xor_lut.sv/uflex_ilk_xor_r.sv/uflex_ilk_xor_r_12w.sv/uflex_std_synchronizer_nocut.sv/uflex_synchronizer.sv

filetypes:
  dfdddfdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filetypes: dffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/intelfpga

filenames:
[cell repeats an earlier one in this file: 120 characters]


filetypes: ffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sl4_f/ed/ed_synth/src/demo_control

filenames:
[cell repeats an earlier one in this file: 602 characters]


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/mac/synopsys/common

filenames:
[cell repeats an earlier one in this file: 347 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/src/mentor/rx_rq

filenames:
[cell repeats an earlier one in this file: 234 characters]


filenames: dec/enc
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_polar_5g/src/cadence/rtl


filenames: full_chip/sector_level
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/asic_emu/intel_rdbk_wrbk/aldec


filenames: altera_emif_local_reset_combiner.sdc
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/emif/ip_local_reset_combiner/timing


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_sv_hip_ast/aldec

filenames:
[cell repeats an earlier one in this file: 420 characters]


filenames: altera_up_avalon_video_rgb_resampler.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/HAL/inc


filenames: bitec_hdmi_tx_audio.v/bitec_hdmi_tx_audio_mux.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/hdmi_2.0/tx/aldec/audio


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e2550_kr/aldec/rtl

filenames:
[cell repeats an earlier one in this file: 460 characters]


filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/common/hw/dec/ip/top/address_decoder_top_multi_channel

filenames:
[cell repeats an earlier one in this file: 115 characters]


filetypes: ffffddfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl/ethernet_traffic_controller

filenames:
[cell repeats an earlier one in this file: 232 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/mentor/rtl/ptp

filenames:
[cell repeats an earlier one in this file: 294 characters]


filenames: alt_ehipc2_serial_pcomp.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/aldec/rtl/kr


filenames: aldec/alt_a10mlab.v/alt_wys_lut.v/cadence/intelfpga/mentor/synopsys
filetypes: dffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/hsl23a10/s10


filenames: altera_up_avalon_video_clipper_hw.tcl/hdl
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken/altera_interlaken_hsio_bank/altera_interlaken_hsio_bank_bpcs_3g

filenames:
[cell repeats an earlier one in this file: 160 characters]


filenames: class.ptf/mk_ssram.pl/mk_testbench.pl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_cy7c1380_ssram


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_10gbaser_phy/soft_pcs/cadence

filenames:
[cell repeats an earlier one in this file: 1560 characters]


filenames: alt_vip_common_seq_par_convert.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_seq_par_convert/src_hdl


filenames: intel_vvp_warp_hw.tcl/sw
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_cores/intel_vvp_warp


filenames: alt_busy_sleep.h/intel_niosv_m_gmon_data.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/soft_processor/intel_niosv_m/HAL/inc/priv


filenames: tb_run.sh/xcelium_wave.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/simulation/ed_sim/xcelium


filenames: Audio_and_Video_Config.pdf
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/doc


filenames: prbs_checker.v/prbs_generator.v/prbs_poly.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_xcvr_generic/mentor/test


filenames: alt_aeu_100_efc_top.v/alt_aeu_100_sfc_top.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/intelfpga/rtl/efc/top


filenames: alt_e40_block_distributor.v/alt_e40_pcs.ocp/alt_e40_pcs.v/alt_e40_pcs_rx.v/alt_e40_pcs_tx.v
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/40g/rtl/pcs


filenames: ethmon.vhd/ethmon2.vhd/ethmon_32.vhd/top_ethmon32.vhd
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_testbench/testbench/models/vhdl/ethernet_model/mon


filenames: alt_vip_vert_scaler_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core/cadence/src_hdl


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/UMTS/src/testbench/td_dec

filenames:
[cell repeats an earlier one in this file: 118 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/mentor

filenames:
[cell repeats an earlier one in this file: 190 characters]


filenames: altera_eth_preamble_inserter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_preamble_inserter/cadence


filenames: altera_xcvr_pll_avgz_hw.tcl/module.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_pll/avgz/tcl


filenames: common_src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40/40g_kr4_s10/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/audio_ip/clocked_audio_output/intelfpga


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/asic_emu/intel_rdbk_wrbk/info

filenames:
[cell repeats an earlier one in this file: 329 characters]


filenames: altera_reset_translator_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/merlin/altera_reset_translator


filetypes: fffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/src/cadence/d2hdm

filenames:
  intel_pcie_60bit_adder.sv/intel_pcie_62bit_adder.sv/intel_pcie_avmm_translator_512.sv/intel_pcie_avst_translator_512.sv/intel_pcie_csr_rr_arbiter.sv/intel_pcie_msi_wb_arbiter.sv/intel_pcie_pipelined_57_6_adder.sv/intel_pcie_prefetch_desc_fifo.sv/intel_pcie_prefetch_desc_fifo_core.sv/intel_pcie_prefetch_desc_rd_ctrl.sv/intel_pcie_prefetch_desc_wr_ctrl.sv/intel_pcie_prefetch_device_desc_mngr.sv/intel_pcie_prefetch_didf_seg_flush.sv/intel_pcie_prefetch_oh2b.sv/intel_pcie_prefetch_qid2segnum.sv/intel_pcie_prefetch_qrst_hndlr.sv/intel_pcie_prefetch_seg_desc_fifo.sv/intel_pcie_sclkfifo.sv/intel_pcie_shallow_fifo.sv/intel_pcie_wdm_avmm_sm_512.sv/intel_pcie_wdm_data_aligner.sv/intel_pcie_wdm_destn_address_generator.sv/intel_pcie_wdm_input_stage_512.sv/intel_pcie_wdm_packet_generator_512.sv/intel_pcie_write_data_mover_512.sv


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/soft_switch/sep/rtl/sw_ctrl_path

filenames:
[cell repeats an earlier one in this file: 103 characters]


filenames: harq_combine.v/harq_ddr_adapter.sv/harq_fifo.sv/harq_top.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/synopsys/rtl/harq


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/intelfpga/src/rtl/lib/common/avalon_streaming

filenames:
[cell repeats an earlier one in this file: 136 characters]


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/c_model/p_mat

filenames:
[cell repeats an earlier one in this file: 1953 characters]

filetypes:
[cell repeats an earlier one in this file: 102 characters]


filetypes: ddfffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/eth_f/rtl/mac_adapter

filenames:
  100G_50G_25G/10G_25G/eth_f_accumulators.sv/eth_f_delay_reg.v/eth_f_pointer_synchronizer.sv/eth_f_scfifo_mlab.v/eth_f_undersized_frame_csr.sv/intc_mlab.v/intc_mlab6_a1r1w1.v/intc_sync6_m.v/readme.txt


filetypes: dffffffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator

filenames:
  aldec/altera_eth_tse_nf_lvds_terminator.v/altera_eth_tse_nf_lvds_terminator_hw.tcl/altera_eth_tse_std_synchronizer.v/altera_tse_nf_lvds_channel_reset_sequencer.v/altera_tse_nf_lvds_common_reset_sequencer.v/altera_tse_reset_synchronizer.v/cadence/intelfpga/mentor/synopsys


filenames: tb_run.sh/xcelium_wave.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/simulation/ed_sim/xcelium


filenames: altera_eth_frame_status_merger.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/synopsys


filenames: altera_eth_tse_pcs_pma_phyip.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_phyip/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_trigger_sync


filenames: intel_vvp_output_interface_bridge.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_output_interface_bridge/intelfpga/src_hdl


filenames: alt_e100s10_kr_rcfg_arb.sv/alt_e100s10_reco_arbiter.v/alt_e100s10_resync_nocut.sv/alt_e2550_reset.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/100g/mentor/rtl/kr


filenames: altera_agilex_config_reset_release_endpoint.v/cpriphy_dr_ed/eth_dr_ed
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/dr_f/synopsys/example_project/common


filenames: alt_vip_common_trigger_sync.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_trigger_sync/src_hdl


filenames: rx/top/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/cadence/rtl/efc


filenames: intel_pcie_cs.sv/intel_pcie_cs_base_reg_bank.sv/intel_pcie_cs_parser.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/src/cadence/cs


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/phy/aldec/csr

filenames:
[cell repeats an earlier one in this file: 100 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/warp/intel_vvp_warp_top/src_hdl

filenames:
  intel_vvp_warp_capability.sv/intel_vvp_warp_core.sv/intel_vvp_warp_cpu.sv/intel_vvp_warp_frame_in.sv/intel_vvp_warp_frame_out.sv/intel_vvp_warp_shim.sv/intel_vvp_warp_top.ocp/intel_vvp_warp_top.sdc/intel_vvp_warp_top.sv


filenames: alt_vip_packet_duplicator.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_duplicator/synopsys/src_hdl


filenames: alt_vip_gamma_corrector_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_gamma_corrector_scheduler/mentor/src_hdl


filenames: sc_fifo_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/rtl/fifo_scfifo


filenames: alt_ehipc3_kr_cpu_dmem.hex/alt_ehipc3_kr_cpu_hw.tcl/alt_ehipc3_kr_cpu_imem.hex
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3/rtl/kr/cpu


filenames: kr
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3/intelfpga/rtl


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/example_design/multi_function

filenames:
[cell repeats an earlier one in this file: 254 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/aldec


filetypes: dddfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_a10_ed/intelfpga

filenames:
[cell repeats an earlier one in this file: 146 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_vit_ii/src/rtl/Hybrid/cadence

filenames:
[cell repeats an earlier one in this file: 167 characters]


filenames: BackPlane_wo_1588.qprs/LineSide_1588.qprs/LineSide_wo_1588.qprs
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr/presets


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/avst/rtl_legacy/aldec/virtio

filenames:
[cell repeats an earlier one in this file: 203 characters]


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/mac/cadence/rx

filenames:
[cell repeats an earlier one in this file: 364 characters]


filenames: c3_reconfig.c/c3_reconfig.h/flow.c/main.c/nios_system_onchip_memory2_0_onchip_memory2_0.hex
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI24G_RSFEC/software/dynamic_reconfiguration_sim


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_tx_phy_mgmt/synopsys


filenames: mc_top_g3x8_4ch.qsys/rddc_mc_256b.qsys/sriov_mcdma_app_g3x8_256b.qsys/top.qsys/wrdc_mc_256b.qsys
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_hip_256_avmm/channelizer/example_design


filenames: altera_eth_preamble_custom.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_preamble_custom/intelfpga


filetypes: ffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_avmm/mentor

filenames:
[cell repeats an earlier one in this file: 141 characters]


filenames: alt_aeu_100_ack_skid.v/alt_e100_status_sync.v/alt_e100_sync_arst.v/e100_sync_arst.v/reverse_words.v
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/synopsys/rtl/lib


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/templates

filenames:
  basic_avl_tb_top.sv/basic_avl_tb_top_msim.sv/basic_avl_tb_top_nc.sv/compilation_design_qsf_template.tcl.terp/compilation_design_template.sdc.terp/compilation_design_template.v.terp/compilation_srf_template.txt.terp/hardware_design_qsf_template.tcl.terp/hardware_design_template.sdc/hardware_design_template.v.terp/run_vcs.sh/run_vcsmx.sh/run_vsim.do/run_xcelium.sh


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/jesd204c_f/src/efifo/intelfpga

filenames:
  aclr_filter.v/alt_xcvr_resync_std.sv/ccc_w_fifo.v/dcfifo_mlab.v/eq_5_ena.v/fmmlab.v/gray_cntr_3.v/gray_cntr_5_sl.v/gray_to_bin_5.v/neq_5_ena.v/sync_regs_aclr.v/sync_regs_aclr_m2.v/wys_lut.v


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_v_down_core/synopsys/src_hdl

filenames:
[cell repeats an earlier one in this file: 116 characters]


filenames: altera_pcie_s10_rxm.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/mentor/altera_pcie_s10_rxm


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/MAC/adapters/altera_eth_avalon_st_adapter

filenames:
[cell repeats an earlier one in this file: 271 characters]


filenames: alt_e50s10_fc_top.v/alt_e50s10_rx_fc.v/alt_e50s10_tx_fc.v/alt_e50s10_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e50s10/50g/cadence/rtl/efc


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_cmd

filenames:
  data_adapter_32_8.sv/data_adapter_8_32.sv/intel_generic_serial_flash_interface_cmd.sv/intel_generic_serial_flash_interface_cmd_hw.tcl


filenames: alt_aeu_40_status_sync.v/alt_aeu_40_sync_arst.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/rtl/lib


filenames: alt_aeu_40_pfc_top.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/mentor/rtl/pfc/top


filetypes: dfffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken/alt_ntrlkn_4l_3g

filenames:
  aldec/alt_ntrlkn_4l_3g_align_dcf.v/alt_ntrlkn_4l_3g_align_fifo.v/alt_ntrlkn_4l_3g_alignment_pipe.v/alt_ntrlkn_4l_3g_arbiter.v/alt_ntrlkn_4l_3g_avalon_to_ilk_adapter_2.v/alt_ntrlkn_4l_3g_buffer_1_to_2.v/alt_ntrlkn_4l_3g_buffer_2_to_1.v/alt_ntrlkn_4l_3g_buffered_read_scheduler_2.v/alt_ntrlkn_4l_3g_channel_fifo.v/alt_ntrlkn_4l_3g_crc24_dat64.v/alt_ntrlkn_4l_3g_crc24_dat64_factor.v/alt_ntrlkn_4l_3g_crc24_dat64_flat.v/alt_ntrlkn_4l_3g_crc24_dat64_only_flat.v/alt_ntrlkn_4l_3g_crc24_multiple_upto2.v/alt_ntrlkn_4l_3g_crc24_multiple_upto3.v/alt_ntrlkn_4l_3g_crc24_zer64_flat.v/alt_ntrlkn_4l_3g_crc24_zer64x2_flat.v/alt_ntrlkn_4l_3g_crc24_zer64x3_flat.v/alt_ntrlkn_4l_3g_crc32c_dat64.v/alt_ntrlkn_4l_3g_crc32c_dat64_factor.v/alt_ntrlkn_4l_3g_crc32c_dat64_flat.v/alt_ntrlkn_4l_3g_crc32c_dat64_only.v/alt_ntrlkn_4l_3g_crc32c_dat64_only_factor.v/alt_ntrlkn_4l_3g_crc32c_dat64_only_flat.v/alt_ntrlkn_4l_3g_crc32c_zer64.v/alt_ntrlkn_4l_3g_crc32c_zer64_factor.v/alt_ntrlkn_4l_3g_crc32c_zer64_flat.v/alt_ntrlkn_4l_3g_dec_67_64.v/alt_ntrlkn_4l_3g_enc_64_67.v/alt_ntrlkn_4l_3g_fifo_36_to_72.v/alt_ntrlkn_4l_3g_fifo_72_to_36.v/alt_ntrlkn_4l_3g_frame_sync_control.v/alt_ntrlkn_4l_3g_gearbox_20_67.v/alt_ntrlkn_4l_3g_gearbox_67_20.v/alt_ntrlkn_4l_3g_hw.tcl/alt_ntrlkn_4l_3g_ilk_to_avalon_adapter_2.v/alt_ntrlkn_4l_3g_lal_cfifo.v/alt_ntrlkn_4l_3g_lal_dcfifo.v/alt_ntrlkn_4l_3g_lal_dfifo_auto.v/alt_ntrlkn_4l_3g_lane_alignment.v/alt_ntrlkn_4l_3g_lane_alignment_nav.v/alt_ntrlkn_4l_3g_lane_alignment_ram.v/alt_ntrlkn_4l_3g_lane_rx.v/alt_ntrlkn_4l_3g_lane_rx_crc.v/alt_ntrlkn_4l_3g_lane_status_monitor.v/alt_ntrlkn_4l_3g_lane_tx.v/alt_ntrlkn_4l_3g_lane_tx_crc.v/alt_ntrlkn_4l_3g_packet_annotate.v/alt_ntrlkn_4l_3g_packet_regroup_2.v/alt_ntrlkn_4l_3g_pipelined_any_flag.v/alt_ntrlkn_4l_3g_ram_navigate.v/alt_ntrlkn_4l_3g_read_calendar_2.v/alt_ntrlkn_4l_3g_read_calendar_single_page_2.v/alt_ntrlkn_4l_3g_read_scheduler_2.v/alt_ntrlkn_4l_3g_ready_skid.v/alt_ntrlkn_4l_3g_regroup_2.v/alt_ntrlkn_4l_3g_routing_pipe.v/alt_ntrlkn_4l_3g_rx_4lane.v/alt_ntrlkn_4l_3g_rx_buffer_fifo_2.v/alt_ntrlkn_4l_3g_rx_channel_filter_2.v/alt_ntrlkn_4l_3g_rx_crc24_check_2.v/alt_ntrlkn_4l_3g_rx_datapath_4lane.v/alt_ntrlkn_4l_3g_rx_stripe_adapter.v/alt_ntrlkn_4l_3g_scrambler_lfsr.v/alt_ntrlkn_4l_3g_sim_packet_client.v/alt_ntrlkn_4l_3g_six_three_comp.v/alt_ntrlkn_4l_3g_sum_of_3bit_pair.v/alt_ntrlkn_4l_3g_synchronizer.v/alt_ntrlkn_4l_3g_ternary_add.v/alt_ntrlkn_4l_3g_twelve_four_comp.v/alt_ntrlkn_4l_3g_tx_2channel_arbiter.v/alt_ntrlkn_4l_3g_tx_4channel_arbiter.v/alt_ntrlkn_4l_3g_tx_4lane.v/alt_ntrlkn_4l_3g_tx_buffer_fifo_8word.v/alt_ntrlkn_4l_3g_tx_buffer_fifo_nav.v/alt_ntrlkn_4l_3g_tx_buffer_fifo_ram.v/alt_ntrlkn_4l_3g_tx_buffer_fifo_ram_loose.v/alt_ntrlkn_4l_3g_tx_control_insertion_2.v/alt_ntrlkn_4l_3g_tx_crc24_insertion_2.v/alt_ntrlkn_4l_3g_tx_datapath_4lane.v/alt_ntrlkn_4l_3g_tx_flow_adapter.v/alt_ntrlkn_4l_3g_tx_stripe_adapter.v/alt_ntrlkn_4l_3g_wide_word_ram.v/alt_ntrlkn_4l_3g_wide_word_ram_4.v/alt_ntrlkn_4l_3g_word_align_control.v/alt_ntrlkn_4l_3g_xcvr_4lane.v/alt_ntrlkn_4l_3g_xor6.v/cadence/intelfpga/mentor/synopsys


filenames: hwtcl_utils.tcl/iptclgen.tcl/list_array.tcl/messaging.tcl/profiling.tcl/qini.tcl/seq_mem_size.tcl
filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_mem_if/alt_mem_if_tcl_packages/util


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_ag_lvds_terminator/synopsys

filenames:
[cell repeats an earlier one in this file: 256 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e2550/50g/cadence/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 116 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/dr_f/synopsys/rtl/source

filenames:
[cell repeats an earlier one in this file: 241 characters]


filenames: alt_vip_clipper_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/cadence/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/tmo/intel_vvp_tmo_ram/synopsys


filenames: altera_pcie_s10_txs.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/synopsys/altera_pcie_s10_txs


filenames: altera_avalon_spi.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_spi/HAL/inc


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/40g/mentor


filenames: alt_vip_dil_sobel_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_sobel_scheduler/mentor/src_hdl


filenames: Licenses/Makefile.txt/common/driver/version.txt
filetypes: dfddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/software/kernel


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/cpriphy/cpriphy_ftile/aldec


filenames: common/intel_pcie_schd.sv/rx/tx
filetypes: dfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/intelfpga/schd


filenames: harq_combine.v/harq_ddr_adapter.sv/harq_fifo.sv/harq_top.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/intelfpga/rtl/harq


filetypes: dfffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/rs_ii/src/rs_ucores/dec/altera_rs_ser_transaction_format_adapter

filenames:
  aldec/altera_rs_ser_transaction_format_adapter.ocp/altera_rs_ser_transaction_format_adapter.sv/altera_rs_ser_transaction_format_adapter_hw.tcl/cadence/intelfpga/mentor/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_axi_slave_stub/aldec


filetypes: ddffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/hdl_modules/slave_interface

filenames:
  aldec/cadence/intel_vvp_common_slave_interface.sv/intel_vvp_ext_interlace_toggle.sv/intelfpga/mentor/synopsys


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_uflex_interlaken/uflex_ilk_striper/synopsys

filenames:
[cell repeats an earlier one in this file: 277 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/lib/phy_adapter/synopsys

filenames:
[cell repeats an earlier one in this file: 188 characters]


filenames: cfp_control_inc.tcl/main.tcl/qsfp_control_inc.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc3/example_project/hwtest_sl/altera/optical_module


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/intelfpga


filenames: altera_eth_avst2gmii_converter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_avst2gmii_converter/synopsys


filenames: altera_tristate_conduit_bridge_translator.sv.terp/altera_tristate_conduit_bridge_translator_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/merlin/altera_tristate_conduit_bridge_translator


filenames: alt_vip_cl_vfb_hw.tcl/alt_vip_cl_vfb_sw.tcl/vfb_writer_reader_hw.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_vfb


filetypes: ffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/example_design/verilog/root_port

filenames:
[cell repeats an earlier one in this file: 758 characters]


filenames: bitec_hdmi_rx_audio.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/hdmi_2.0/rx/mentor/audio


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/UMTS/src/rtl/map

filenames:
[cell repeats an earlier one in this file: 334 characters]


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/mac/mentor/tx

filenames:
[cell repeats an earlier one in this file: 333 characters]


filenames: systemclk_f_top.sv.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_pll/systemclk_f/terp


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_shift_mux


filenames: Makefile.txt/ifc_mcdma_mem.c/ifc_mcdma_mem.h
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/software/user/libmcmem


filenames: TrafficController_1588_10g/eth_1588_traffic_controller_top.v/eth_1588_traffic_controller_top_pr.v
filetypes: dff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/rtl/ethernet_traffic_controller/eth_1588_traffic_controller


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_polar_5g/src/synopsys


filenames: altera_eth_pfc_generator.v/altera_eth_pfc_generator_qfsm.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pfc_generator/aldec


filenames: Licenses/Makefile.txt/cli/common/libmcmem/libmqdma/readme.txt/version.txt
filetypes: dfddddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/software/user


filenames: alt_aeu_40_efc_top.v/alt_aeu_40_sfc_top.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/intelfpga/rtl/efc/top


filetypes: fffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl/ethernet_traffic_controller/eth_std_traffic_controller/crc32

filenames:
[cell repeats an earlier one in this file: 178 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/cadence


filenames: altera_eth_pad_inserter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/synopsys


filenames: alt_vip_vfb_rd_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/aldec/src_hdl


filenames: alt_vip_common_mirror.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_mirror/src_hdl


filenames: altera_up_avalon_ps2.c/altera_up_ps2_keyboard.c/altera_up_ps2_mouse.c
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/input_output/altera_up_avalon_ps2/HAL/src


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_duplicator/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_mult_add_nodsp


filetypes: dfffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken/alt_ntrlkn_12l_6g

filenames:
  aldec/alt_ntrlkn_12l_6g_align_dcf.v/alt_ntrlkn_12l_6g_align_fifo.v/alt_ntrlkn_12l_6g_alignment_pipe.v/alt_ntrlkn_12l_6g_arbiter.v/alt_ntrlkn_12l_6g_avalon_to_ilk_adapter_4.v/alt_ntrlkn_12l_6g_buffer_1_to_2.v/alt_ntrlkn_12l_6g_buffer_2_to_1.v/alt_ntrlkn_12l_6g_buffered_read_scheduler_4.v/alt_ntrlkn_12l_6g_channel_fifo.v/alt_ntrlkn_12l_6g_compact_words_4.v/alt_ntrlkn_12l_6g_crc24_dat64.v/alt_ntrlkn_12l_6g_crc24_dat64_factor.v/alt_ntrlkn_12l_6g_crc24_dat64_flat.v/alt_ntrlkn_12l_6g_crc24_dat64_only_flat.v/alt_ntrlkn_12l_6g_crc24_multiple_upto2.v/alt_ntrlkn_12l_6g_crc24_multiple_upto3.v/alt_ntrlkn_12l_6g_crc24_multiple_upto4.v/alt_ntrlkn_12l_6g_crc24_multiple_upto5.v/alt_ntrlkn_12l_6g_crc24_zer64_flat.v/alt_ntrlkn_12l_6g_crc24_zer64x10_flat.v/alt_ntrlkn_12l_6g_crc24_zer64x2_flat.v/alt_ntrlkn_12l_6g_crc24_zer64x3_flat.v/alt_ntrlkn_12l_6g_crc24_zer64x4_flat.v/alt_ntrlkn_12l_6g_crc24_zer64x5_flat.v/alt_ntrlkn_12l_6g_crc32c_dat64.v/alt_ntrlkn_12l_6g_crc32c_dat64_factor.v/alt_ntrlkn_12l_6g_crc32c_dat64_flat.v/alt_ntrlkn_12l_6g_crc32c_dat64_only.v/alt_ntrlkn_12l_6g_crc32c_dat64_only_factor.v/alt_ntrlkn_12l_6g_crc32c_dat64_only_flat.v/alt_ntrlkn_12l_6g_crc32c_zer64.v/alt_ntrlkn_12l_6g_crc32c_zer64_factor.v/alt_ntrlkn_12l_6g_crc32c_zer64_flat.v/alt_ntrlkn_12l_6g_dec_67_64.v/alt_ntrlkn_12l_6g_enc_64_67.v/alt_ntrlkn_12l_6g_fifo_36_to_72.v/alt_ntrlkn_12l_6g_fifo_72_to_36.v/alt_ntrlkn_12l_6g_frame_sync_control.v/alt_ntrlkn_12l_6g_gearbox_20_67.v/alt_ntrlkn_12l_6g_gearbox_67_20.v/alt_ntrlkn_12l_6g_hw.tcl/alt_ntrlkn_12l_6g_ilk_to_avalon_adapter_4.v/alt_ntrlkn_12l_6g_lal_cfifo.v/alt_ntrlkn_12l_6g_lal_dcfifo.v/alt_ntrlkn_12l_6g_lal_dfifo_auto.v/alt_ntrlkn_12l_6g_lane_alignment.v/alt_ntrlkn_12l_6g_lane_alignment_nav.v/alt_ntrlkn_12l_6g_lane_alignment_ram.v/alt_ntrlkn_12l_6g_lane_rx.v/alt_ntrlkn_12l_6g_lane_rx_crc.v/alt_ntrlkn_12l_6g_lane_status_monitor.v/alt_ntrlkn_12l_6g_lane_tx.v/alt_ntrlkn_12l_6g_lane_tx_crc.v/alt_ntrlkn_12l_6g_packet_annotate.v/alt_ntrlkn_12l_6g_packet_regroup_4.v/alt_ntrlkn_12l_6g_pipelined_any_flag.v/alt_ntrlkn_12l_6g_ram_navigate.v/alt_ntrlkn_12l_6g_read_calendar_4.v/alt_ntrlkn_12l_6g_read_calendar_single_page_4.v/alt_ntrlkn_12l_6g_read_scheduler_4.v/alt_ntrlkn_12l_6g_ready_skid.v/alt_ntrlkn_12l_6g_regroup_4.v/alt_ntrlkn_12l_6g_routing_pipe.v/alt_ntrlkn_12l_6g_rx_12lane.v/alt_ntrlkn_12l_6g_rx_buffer_fifo_2.v/alt_ntrlkn_12l_6g_rx_channel_filter_4.v/alt_ntrlkn_12l_6g_rx_crc24_check_4.v/alt_ntrlkn_12l_6g_rx_datapath_12lane.v/alt_ntrlkn_12l_6g_rx_stripe_adapter.v/alt_ntrlkn_12l_6g_scrambler_lfsr.v/alt_ntrlkn_12l_6g_sim_packet_client.v/alt_ntrlkn_12l_6g_six_three_comp.v/alt_ntrlkn_12l_6g_sum_of_3bit_pair.v/alt_ntrlkn_12l_6g_synchronizer.v/alt_ntrlkn_12l_6g_ternary_add.v/alt_ntrlkn_12l_6g_twelve_four_comp.v/alt_ntrlkn_12l_6g_tx_12lane.v/alt_ntrlkn_12l_6g_tx_2channel_arbiter.v/alt_ntrlkn_12l_6g_tx_4channel_arbiter.v/alt_ntrlkn_12l_6g_tx_buffer_fifo_8word.v/alt_ntrlkn_12l_6g_tx_buffer_fifo_nav.v/alt_ntrlkn_12l_6g_tx_buffer_fifo_ram.v/alt_ntrlkn_12l_6g_tx_buffer_fifo_ram_loose.v/alt_ntrlkn_12l_6g_tx_control_insertion_4.v/alt_ntrlkn_12l_6g_tx_crc24_insertion_4.v/alt_ntrlkn_12l_6g_tx_datapath_12lane.v/alt_ntrlkn_12l_6g_tx_flow_adapter.v/alt_ntrlkn_12l_6g_tx_stripe_adapter.v/alt_ntrlkn_12l_6g_wide_word_ram.v/alt_ntrlkn_12l_6g_wide_word_ram_4.v/alt_ntrlkn_12l_6g_word_align_control.v/alt_ntrlkn_12l_6g_xcvr_12lane.v/alt_ntrlkn_12l_6g_xor6.v/cadence/intelfpga/mentor/synopsys


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40/40g/rtl/intelfpga/mac

filenames:
[cell repeats an earlier one in this file: 222 characters]


filenames: avalon_st_loopback_inc.tcl/avalon_st_loopback_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/hwtesting/system_console/traffic_controller/avalonstloopback


filenames: basic.tcl/reset.tcl/status.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e2550/example_project/hwtest/50g


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/synopsys/example_testbench/common_files

filenames:
[cell repeats an earlier one in this file: 135 characters]


filetypes: ffffdfddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_lvds/altera_lvds_core14

filenames:
  altera_lvds_common14.sv/altera_lvds_core14.sv.terp/altera_lvds_core14_hw.tcl/common_gui.properties/intelfpga/main.tcl/mentor/timing/timing.tcl


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_sl3/src/phy/soft_ip/aldec

filenames:
[cell repeats an earlier one in this file: 302 characters]


filenames: alt_e40_lut6.v/alt_e40_mlab.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/hslx/s10/synopsys


filenames: altera_gpio.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_gpio/altera_gpio_core14/intelfpga


filenames: altera_eth_xgmii_ptp_inserter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_ptp_inserter/mentor


filenames: harq/ldpcCd/ldpcCe/ldpcDec/ldpcDrm/ldpcEnc/ldpcRm
filetypes: ddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/intelfpga/rtl


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_turbo/LTE/intelfpga/src


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/soft_processor/altera_hal2/HAL


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/simulation/ed_sim/models

filenames:
[cell repeats an earlier one in this file: 189 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/pcie_ss/rtl
filetypes: fdddddfdddffffffffdf
filenames:
  SS_RST_SEQ.sv/aldec/avmm2axilite/cadence/data_mover/hip_if_adaptor/hssi_ss_std_synchronizer_nocut.v/intelfpga/lite_csr/mentor/pcie_ss.sdc.terp/pciess.sv/pciess_axis_latency.sv/pciess_dm_top.sv/pciess_hip_if_adaptor.v/ptile_pciess_top.sv/ptile_tie_off.sv/ss_tie_off.sv/synopsys/tile_if.sv


filetypes: dfffffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder

filenames:
  aldec/altera_eth_frame_decoder.ocp/altera_eth_frame_decoder.v/altera_eth_frame_decoder_hw.tcl/altera_eth_frame_decoder_pipeline_base.v/altera_eth_frame_decoder_pipeline_stage.sv/cadence/intelfpga/mentor/synopsys


filenames: aldec/cadence/intel_pcie_ptile_ast.sv.terp/intelfpga/mentor/synopsys/virtio
filetypes: ddfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/avst/rtl_legacy


filenames: altera_up_avalon_video_bayer_resampler_hw.tcl/hdl
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_bayer_resampler


filenames: altera_jesd204_phy_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/lib/phy_top


filenames: altpcietb_bfm_cfbp.v/altpcietb_bfm_driver_cfgbp.v/altpcietb_bfm_rp_g3x8_cfgbp.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_cfgbp_ed/sim_bfm


filenames: aldec/cadence/intel_vvp_pkt_mux_hw.tcl/intelfpga/mentor/src_hdl/synopsys
filetypes: ddfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_pkt_mux


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_mii_encoder/intelfpga

filenames:
[cell repeats an earlier one in this file: 216 characters]


filenames: ilk_rx_stripe_adapter.sv/ilk_tx_stripe_adapter.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken_hp/ilk_striper/ilk_100g_striper/cadence


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/preset

filenames:
[cell repeats an earlier one in this file: 133 characters]


filenames: alt_mge_packet_classifier_s10.ip
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/rtl/pkt_classifier


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/hslx/aldec

filenames:
[cell repeats an earlier one in this file: 5943 characters]

filetypes:
[cell repeats an earlier one in this file: 293 characters]


filenames: intel_hdmi_rx_core_phy_intf.v/intel_hdmi_rx_oversample.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/phy_intf/rx/cadence


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_tbed/cadence/verilog

filenames:
[cell repeats an earlier one in this file: 127 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/hw_demo/a10_frl_demo/rtl/reconfig/mr_rx_iopll_tmds/mif

filenames:
[cell repeats an earlier one in this file: 515 characters]


filenames: alt_mge_mac_a10.qsys.terp/alt_mge_mac_s10.ip.terp
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/rtl/mac


filenames: eth_anlt_f_arb.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/eth_anlt_f/synopsys/rtl/csr


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/HAL/src

filenames:
[cell repeats an earlier one in this file: 154 characters]


filenames: hdmi20_tx_reg.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/ipxact/tx/intelfpga/hdmi20_tx_registers


filenames: j204c_tx_regmap.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_jesd204c/src/tx/aldec/rdf/csrgen_output


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_gamma_corrector_alg_core/cadence


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/common/rtl/aldec/whr_adapters/adapter_rearch/mainband

filenames:
[cell repeats an earlier one in this file: 191 characters]


filenames: aldec/alt_vip_crs_scheduler_hw.tcl/cadence/intelfpga/mentor/src_hdl/synopsys
filetypes: dfddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler


filenames: altera_connection_identification_hub.sv.terp/altera_connection_identification_hub_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/core/altera_connection_identification_hub


filenames: intelfpga/mentor/rx/tx
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/adapter


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/src/intelfpga/bitec_dp/rx/ss

filenames:
[cell repeats an earlier one in this file: 145 characters]


filenames: avlst_sink_freeze_bridge/avlst_source_freeze_bridge/top
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pr_freeze_bridge/avlst


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/seriallite_iii/src/cadence/source

filenames:
[cell repeats an earlier one in this file: 217 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/40g/synopsys/rtl/csr

filenames:
[cell repeats an earlier one in this file: 215 characters]


filenames: altera_eth_tse_pcs_pma_phyip.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_phyip/mentor


filenames: alt_vip_video_output_bridge.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/mentor/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/mentor


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/pcie/common/rtl/synopsys/soft_wrapper/rnr_pcie_ehp/rnr_pcie_ehp_unpack


filenames: s5mlab.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/hsl18/fmh/cadence


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/rtl/phy

filenames:
[cell repeats an earlier one in this file: 126 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_chroma_key_alg_core/intelfpga


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/cpriphy/alt_cpriphy_c3/aldec/rtl/efifo

filenames:
[cell repeats an earlier one in this file: 176 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_round_sat


filenames: alt_a10mlab.v/alt_wys_lut.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/hsl23a10/s10/intelfpga


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_width_adapt/intelfpga


filetypes: dffdffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/pcie/common/rtl/cadence/soft_wrapper

filenames:
[cell repeats an earlier one in this file: 346 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_v_down_core/src_hdl

filenames:
[cell repeats an earlier one in this file: 144 characters]


filenames: quartus/rtl
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/hw_demo/s10_frl_demo


filenames: altera_up_avalon_video_test_pattern_hw.tcl/hdl
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_test_pattern


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/example_project/common

filenames:
[cell repeats an earlier one in this file: 308 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_sad_tree


filenames: intel_vvp_3d_lut_hw.tcl/sw
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_cores/intel_vvp_3d_lut


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/100g/aldec/rtl/pcs/tx

filenames:
[cell repeats an earlier one in this file: 184 characters]


filenames: altera_mailbox_read_controller.sv/altera_mailbox_read_controller_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/pgm/altera_nd_mailbox_driver/altera_mailbox_read_controller


filenames: alt_vip_dil_low_angle_algorithm.sv/alt_vip_dil_pixel_offset_rom.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_low_angle_algorithm/aldec/src_hdl


filenames: aldec/altera_jesd204_mixed_width_dcfifo.v/altera_jesd204_pcfifo.v/cadence/intelfpga/mentor/synopsys
filetypes: dffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/lib/pcfifo


filenames: address_decode
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/rtl/address_decoder/ip_s10


filenames: altera_rs_ser_correct.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/rs_ii/src/rs_ucores/dec/altera_rs_ser_correct/aldec


filenames: alt_vip_csc_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_csc_alg_core/aldec/src_hdl


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/kr4_sv/sv_fec

filenames:
[cell repeats an earlier one in this file: 1393 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/synopsys/src_hdl

filenames:
[cell repeats an earlier one in this file: 142 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/cadence/rtl/mac

filenames:
[cell repeats an earlier one in this file: 226 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xaui/dxaui
filetypes: dfffffffffffffffffffffffffffdfffffdfdd
filenames:
  aldec/alt_dpram20x.v/alt_pma_tgx_dxaui.sv/alt_soft_dxaui_pcs.v/alt_soft_dxaui_reset.v/alt_soft_dxaui_rx.v/alt_soft_dxaui_rx_8b10b_dec.v/alt_soft_dxaui_rx_channel_synch.v/alt_soft_dxaui_rx_data_pipeline.v/alt_soft_dxaui_rx_deskew.v/alt_soft_dxaui_rx_deskew_channel.v/alt_soft_dxaui_rx_deskew_ram.v/alt_soft_dxaui_rx_invalid_code_det.v/alt_soft_dxaui_rx_parity.v/alt_soft_dxaui_rx_parity_4b.v/alt_soft_dxaui_rx_parity_6b.v/alt_soft_dxaui_rx_rate_match.v/alt_soft_dxaui_rx_rate_match_ram.v/alt_soft_dxaui_rx_rl_chk_6g.v/alt_soft_dxaui_rx_sm.v/alt_soft_dxaui_tx.v/alt_soft_dxaui_tx_8b10b_enc.v/alt_soft_dxaui_tx_FIFO.v/alt_soft_dxaui_tx_data_pipeline.v/alt_soft_dxaui_tx_idle_conv.v/alt_xaui_phy_top.sv/altgx4dxaui_atx.v/altgx4dxaui_cmu.v/cadence/dxaui_pcs.ocp/dxaui_pcs.v/dxaui_siv.sv/dxaui_timing_atx.sdc/dxaui_timing_cmu.sdc/intelfpga/l_modules_dxaui.v/mentor/synopsys


filenames: ast/csr/efc/mac/pcs/top
filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40/40g/rtl/synopsys


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/ast2avmm_512_ed/intel_pcie_ed_512

filenames:
[cell repeats an earlier one in this file: 235 characters]


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_fft_ii/cadence/src/rtl/lib/common/avalon_streaming

filenames:
[cell repeats an earlier one in this file: 136 characters]


filenames: altera_xcvr_pipe.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie_pipe/xcvr_generic/mentor


filenames: alt_vip_packet_duplicator.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_duplicator/src_hdl


filenames: ast/csr/efc/mac/pcs/top
filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40emu/40g/aldec/rtl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/warp/intel_vvp_warp_b2r/aldec


filenames: alt_vip_common_mult_add_nodsp.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_mult_add_nodsp/src_hdl


filenames: altera_rs_ser_transaction_converter.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/rs_ii/src/rs_ucores/dec/altera_rs_ser_transaction_converter/synopsys


filenames: chaining_dma
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/synopsys/example_design/verilog


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_rotate_mux


filenames: alt_ehipc2_alias_csr.sv/alt_ehipc2_avmm_32to8.sv/alt_ehipc2_csr.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/intelfpga/rtl/csr


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/tcl/ftile
filetypes: ffffff
filenames:
  intel_pcie_ftile_mcdma_ed.tcl/intel_pcie_ftile_mcdma_fileset.tcl/intel_pcie_ftile_mcdma_hw.tcl/intel_pcie_ftile_mcdma_interfaces.tcl/intel_pcie_ftile_mcdma_module.tcl/intel_pcie_ftile_mcdma_parameters.tcl


filenames: rx/top/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/mentor/rtl/efc


filetypes: dfffdddddddffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_av_hip_avmm

filenames:
  aldec/altera_pci_express.sdc/altera_pcie_av_hip_avmm_hw.tcl/altpcie_av_hip_avmm_hwtcl.v/avalon_lite/avalon_mm_128/avalon_stif/cadence/example_designs/intelfpga/mentor/pcie_av_avmm_parameters.tcl/pcie_av_avmm_port.tcl/synopsys


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/tx/s10_16g/mentor

filenames:
[cell repeats an earlier one in this file: 285 characters]


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_mutex/LWHAL


filenames: gen_inc.tcl/gen_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/altera_eth_tse/example_project/hwtest/sc/traffic_controller/gen


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/pcie_ss/rtl/mentor/hip_if_adaptor

filenames:
[cell repeats an earlier one in this file: 550 characters]


filenames: phylite_s10_sim_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_phylite/ip_s10_sim_ctrl/intelfpga/rtl


filenames: ncsim_wave.svwf.txt/ncsim_wave.tcl/tb_run.sh
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/simulation/ed_sim/cadence


filenames: altera_eth_link_fault_generation_unidirectional.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation_unidirectional/cadence


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/hw_demo/arria_10/rtl/reconfig_mgmt

filenames:
[cell repeats an earlier one in this file: 339 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_v_down_core/synopsys


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/aldec/src_hdl

filenames:
[cell repeats an earlier one in this file: 142 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/emif/ip_tg_avl_2/rtl
filetypes: fffffffffffffffffffffffffff
filenames:
  altera_emif_avl_tg_2_addr_gen.sv/altera_emif_avl_tg_2_avl_interface.sv/altera_emif_avl_tg_2_axi_interface.sv/altera_emif_avl_tg_2_basic_fifo.sv/altera_emif_avl_tg_2_bringup_dcb.sv/altera_emif_avl_tg_2_byteenable_test_stage.sv/altera_emif_avl_tg_2_compare_addr_gen.sv/altera_emif_avl_tg_2_config_error_module.sv/altera_emif_avl_tg_2_fixed_addr_gen_module.sv/altera_emif_avl_tg_2_lfsr.sv/altera_emif_avl_tg_2_per_pin_pattern_gen.sv/altera_emif_avl_tg_2_rand_addr_gen_module.sv/altera_emif_avl_tg_2_rw_gen.sv/altera_emif_avl_tg_2_rw_stage.sv/altera_emif_avl_tg_2_seq_addr_gen_module.sv/altera_emif_avl_tg_2_sim_master.sv/altera_emif_avl_tg_2_sim_master_defs.sv/altera_emif_avl_tg_2_status_checker.sv/altera_emif_avl_tg_2_targetted_reads_test_stage.sv/altera_emif_avl_tg_2_tb.sv/altera_emif_avl_tg_2_top.sv/altera_emif_avl_tg_2_traffic_gen.sv/altera_emif_avl_tg_2_variable_left_shifter.sv/altera_emif_avl_tg_amm_1x_bridge.sv/altera_emif_avl_tg_defs.sv/altera_emif_avl_tg_lfsr.sv/altera_emif_avl_tg_lfsr_wrapper.sv


filenames: alt_vip_common_mirror.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_mirror/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/synopsys


filetypes: dddddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ptile/common/rtl/aldec/whr_adapters

filenames:
  adapter_common/adapter_gen4x8/adapter_gen4x8_avmm/adapter_rearch/adapter_single_segment/ptile_pcie_adapter_avst_wrapper.sv


filetypes: dfffdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder

filenames:
  aldec/altera_eth_lane_decoder.ocp/altera_eth_lane_decoder.v/altera_eth_lane_decoder_hw.tcl/cadence/intelfpga/mentor/synopsys


filenames: alt_vip_common_message_pipeline_stage.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_message_pipeline_stage/src_hdl


filenames: altera_up_avalon_video_raw_to_vip_bridge.v/altera_up_avalon_video_vip_to_raw_bridge.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/university_program/audio_video/video/altera_up_avalon_video_vip_bridges/hdl


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_jesd204/src/tx_mlpcs/s10_16g/intelfpga

filenames:
[cell repeats an earlier one in this file: 162 characters]


filenames: 10g_mac_reg_map.tcl/mac_inc.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/hwtesting/system_console/mac


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_down_core/cadence/src_hdl

filenames:
[cell repeats an earlier one in this file: 116 characters]


filenames: alt_vip_warp_line_store.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_warp_line_store/synopsys/src_hdl


filetypes: dffffffffffffffffffffffdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_a10_hip/intelfpga

filenames:
[cell repeats an earlier one in this file: 639 characters]


filenames: alt_e40_adapter.v/alt_e40_wide_l2if_rx_mux.v/alt_e40_wide_l2if_tx.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40/40g/rtl/ast


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/example_project/common_1588

filenames:
[cell repeats an earlier one in this file: 109 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xaui/softpcs
filetypes: dfffffffffffffffffffffddfdfffd
filenames:
  aldec/alt_soft_xaui_pcs.ocp/alt_soft_xaui_pcs.v/alt_soft_xaui_reset.v/alt_soft_xaui_rx.v/alt_soft_xaui_rx_8b10b_dec.v/alt_soft_xaui_rx_channel_synch.v/alt_soft_xaui_rx_deskew.v/alt_soft_xaui_rx_deskew_channel.v/alt_soft_xaui_rx_deskew_ram.v/alt_soft_xaui_rx_invalid_code_det.v/alt_soft_xaui_rx_parity.v/alt_soft_xaui_rx_parity_4b.v/alt_soft_xaui_rx_parity_6b.v/alt_soft_xaui_rx_rate_match.v/alt_soft_xaui_rx_rate_match_ram.v/alt_soft_xaui_rx_rl_chk_6g.v/alt_soft_xaui_rx_sm.v/alt_soft_xaui_tx.v/alt_soft_xaui_tx_8b10b_enc.v/alt_soft_xaui_tx_idle_conv.v/altera_soft_xaui_rx_deskew_ram.v/cadence/intelfpga/l_modules.v/mentor/serdes_4_unit_lc_siv.v/serdes_4_unit_siv.v/serdes_4unit.v/synopsys


filetypes: ffffddfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_av_hip_ast

filenames:
  altera_pcie_av_hip_ast_hw.tcl/altera_pcie_av_hip_ast_wizard.lst/altpcie_av_hip_128bit_atom.v/altpcie_av_hip_ast_hwtcl.v/intelfpga/mentor/pcie_av_parameters.tcl/pcie_av_parameters_common.tcl/pcie_av_port.tcl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/aldec


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_interlacer_scheduler/synopsys


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/mentor_vip_ae/axi4/qsys-examples/ex1_back_to_back_vhd

filenames:
[cell repeats an earlier one in this file: 221 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/intelfpga


filenames: altera_xcvr_native_avgz_wizard.lst/pkgIndex.tcl/presets/tcl
filetypes: ffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/avgz


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_fir_alg_core/src_hdl

filenames:
[cell repeats an earlier one in this file: 274 characters]


filenames: example_testbench/hardware_test_design/manual.spd.txt/software
filetypes: ddfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC_CPRI


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_sop_align


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hbm/ip_axi_ufi_adapter/aldec/rtl

filenames:
[cell repeats an earlier one in this file: 209 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/hdmi_2.x/rx/synopsys/frl

filenames:
[cell repeats an earlier one in this file: 557 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/intelfpga/src_hdl

filenames:
[cell repeats an earlier one in this file: 124 characters]


filenames: adapter/common/mac/phy/top
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/100gbe/rtl_src


filetypes: fffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/100g_bm/intelfpga

filenames:
[cell repeats an earlier one in this file: 854 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/merlin/altera_reset_sequencer/aldec

filenames:
[cell repeats an earlier one in this file: 228 characters]


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/kr4_sv/synopsys/common_src

filenames:
[cell repeats an earlier one in this file: 391 characters]


filenames: bchp_search.vhd/bchp_shift_search.vhd/bchp_shift_searches.vhd
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_bch/cadence/bch_dec/src/bchp_search


filenames: alt_vip_warp_addr_gen.sv/alt_vip_warp_multiply.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_warp_addr_gen/cadence/src_hdl


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/rtl/eth_traffic_controller/eth_std_traffic_controller/crc32/crc32_lib

filenames:
[cell repeats an earlier one in this file: 193 characters]


filenames: altera_reset_controller.v/altera_reset_synchronizer.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/merlin/altera_reset_controller/mentor


filenames: altera_phylite_avl_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_phylite/ip_avl_ctrl/mentor/rtl


filetypes: dffddddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_voltage_sensor/control

filenames:
  aldec/altera_voltage_sensor_control.sv/altera_voltage_sensor_control_hw.tcl/cadence/intelfpga/mentor/synopsys/voltage_sensor_avalon_control.sv/voltage_sensor_wrapper.sv


filenames: harq/ldpcCd/ldpcCe/ldpcDec/ldpcDrm/ldpcEnc/ldpcRm
filetypes: ddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/spyglass/rtl


filenames: aldec/alt_vip_dil_scheduler_hw.tcl/cadence/intelfpga/mentor/src_hdl/synopsys
filetypes: dfddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_scheduler


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/hdmi_2.x/rx/frl

filenames:
[cell repeats an earlier one in this file: 557 characters]


filetypes: ddddddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_common_design_example_rules

filenames:
[cell repeats an earlier one in this file: 137 characters]


filenames: c3_cpri_test.tcl/c3_elane_xcvr_loopback_test.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/cpriphy/alt_cpriphy_c3/example_project/hwtest_sl/tests


filenames: phy_ip_inc.tcl/phy_ip_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/hwtesting/system_console/phy


filenames: alt_aeu_100_efc_top.v/alt_aeu_100_sfc_top.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/rtl/efc/top


filenames: assignments.tcl.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/de_gen/cyclone_10/quartus


filenames: ast2avmm_512_c2e_ed_hwtcl.sv/ast2avmm_512_ed_hwtcl.sv/intel_pcie_ed_512
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_s10_ed/cadence/ast2avmm_512_ed


filenames: altpcie_cv_hip_avmm_hwtcl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_cv_hip_avmm/cadence


filenames: alt_vip_common_onehot_to_binary.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_onehot_to_binary/src_hdl


filenames: example_testbench/hardware_test_design/manual.spd.txt/software
filetypes: ddfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI24G_RSFEC


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/quartus/common/devinfo/14nm/nd5revb/bcm2bits_db

filenames:
[cell repeats an earlier one in this file: 1933 characters]


filenames: afd_extractor.v/afd_extractor_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/full_ip/clocked_video_input/afd_example


filenames: altera_merlin_waitrequest_adapter.v/altera_merlin_waitrequest_adapter_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/merlin/altera_merlin_waitrequest_adapter


filetypes: dffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/example_testbench

filenames:
[cell repeats an earlier one in this file: 137 characters]


filetypes: ffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/verification/altera_avalon_interrupt_source

filenames:
  altera_avalon_interrupt_source.sv/altera_avalon_interrupt_source_api_wrapper.sv/altera_avalon_interrupt_source_hw.tcl/altera_avalon_interrupt_source_vhdl_wrapper.sv/intelfpga/mentor


filenames: alt_vip_common_round_sat.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/intelfpga/modules/alt_vip_common_round_sat/src_hdl


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_uflex_interlaken/uflex_ilk_mac/aldec

filenames:
[cell repeats an earlier one in this file: 2284 characters]


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/rtl/eth_traffic_controller/crc32/crc32_lib

filenames:
[cell repeats an earlier one in this file: 193 characters]


filenames: altera_emif_ddrt_model.sv/altera_emif_ddrt_model_base.sv/altera_emif_simbus.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/emif/ip_mem_model/ip_core_ddrt/aldec/rtl


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ilk/ftile/ilk_f_efifo/synopsys

filenames:
[cell repeats an earlier one in this file: 149 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/stratix10/altera_xcvr_10gkr_s10/terp

filenames:
[cell repeats an earlier one in this file: 114 characters]


filenames: soft_pcs/sv_soft_pcs
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_soft_10gbaser/aldec


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/cadence


filenames: altera_lvds_driver.sv/altera_lvds_driver_hw.tcl/common_gui.properties/intelfpga/main.tcl/mentor
filetypes: fffdfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_lvds/altera_lvds_driver


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_polar_5g/src/mentor/rtl/enc

filenames:
[cell repeats an earlier one in this file: 362 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/schedulers/intel_vvp_snoop_scheduler/synopsys


filenames: altera_eth_pause_beat_conversion.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/mentor


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_mult_add_nodsp


filetypes: ffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/rtl/address_decoder

filenames:
[cell repeats an earlier one in this file: 148 characters]


filenames: altera_eth_gmii2avst_converter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii2avst_converter/synopsys


filenames: aldec/cadence/intel_vvp_warp_b2r_hw.tcl/intelfpga/mentor/src_hdl/synopsys
filetypes: ddfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/warp/intel_vvp_warp_b2r


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC_CPRI/hardware_test_design/ip_s10/nios_system

filenames:
[cell repeats an earlier one in this file: 220 characters]


filenames: csr/efc/kr/mac/pcs/top
filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e50s10/50g/aldec/rtl


filenames: altera_eth_tse_channel_adapter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_channel_adapter/aldec


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/eth_f/example_project/templates

filenames:
  common_files_list.qip/compilation_design_qsf_template.tcl.terp/compilation_design_template.sdc.terp/compilation_design_template.v.terp/compilation_srf_template.txt.terp/hardware_design_pcs_qsf_template.tcl.terp/hardware_design_pcs_template.sdc.terp/hardware_design_pcs_template.v.terp/hardware_design_qsf_template.tcl.terp/hardware_design_template.sdc.terp/hardware_design_template.v.terp/msim_script.do.terp/ptp_files_list.qip/testbench_template.sv.terp/vcs_script.sh.terp/vcsmx_script.sh.terp/xcelium_script.sh.terp


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_sync


filenames: alt_mge_packet_classifier_a10.qsys/alt_mge_packet_classifier_s10.ip
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/rtl/altera_eth_packet_classifier


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e50s10/50g/rtl/csr

filenames:
[cell repeats an earlier one in this file: 236 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_rtile/pcie/common/rtl/soft_wrapper/rnr_pcie_ehp/rnr_pcie_ehp_pack


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_seq_par_convert/mentor


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/audio_ip/audio_extract
filetypes: dffffddddd
filenames:
  aldec/audio_extract.ocp/audio_extract.sdc/audio_extract_hw.tcl/audio_extract_wizard.lst/cadence/intelfpga/mentor/src_hdl/synopsys


filetypes: ffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/intel_fpga_ldpcv_5g/src/rtl/ldpcDec

filenames:
[cell repeats an earlier one in this file: 100 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/utility/alt_vip_bps_converter/mentor


filenames: mon_inc.tcl/mon_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/hwtesting/system_console/traffic_controller/mon


filenames: alt_e50_fc_top.v/alt_e50_rx_fc.v/alt_e50_tx_fc.v/alt_e50_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e2550/50g/synopsys/rtl/efc


filenames: sc_fifo
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/rtl/fifo_scfifo/ip_s10


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_ehipc2/aldec/example_testbench/common_files

filenames:
[cell repeats an earlier one in this file: 135 characters]


filenames: altera_eth_10g_tx_register_map.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/cadence


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_cic_ii/mentor/src


filenames: hps_periphs.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/hps/hard_peripheral_logical_view/hps_periphs


filenames: TrafficController_1588_10g/eth_1588_traffic_controller_top.v
filetypes: df
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/rtl/eth_traffic_controller/eth_1588_traffic_controller


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e25s10/25g/mentor/rtl/mac

filenames:
[cell repeats an earlier one in this file: 226 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/aldec/rtl/efc/tx

filenames:
[cell repeats an earlier one in this file: 246 characters]


filetypes: dfdfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/intelfpga

filenames:
[cell repeats an earlier one in this file: 114 characters]


filenames: lib
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/dsp/altera_nco_ii/intelfpga


filetypes: ddffffffffffddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_hdmi/src/hdmi_2.x/rx

filenames:
  aldec/audio/bitec_hdmi_rx.ocp/bitec_hdmi_rx.sdc/bitec_hdmi_rx.v/bitec_hdmi_rx_align_deskew.v/bitec_hdmi_rx_aux_decoder.v/bitec_hdmi_rx_capture_aux.v/bitec_hdmi_rx_error_detection.v/bitec_hdmi_rx_error_detection_channel.v/bitec_hdmi_rx_hdmi_decode.v/bitec_hdmi_rx_resample.v/cadence/frl/intelfpga/mentor/synopsys


filetypes: fffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e100s10/hsl18/common/intelfpga

filenames:
[cell repeats an earlier one in this file: 425 characters]


filenames: j204c_rx_regmap.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/jesd204c_f/src/rx/synopsys/rdf/csrgen_output


filenames: alt_aeu_40_status_sync.v/alt_aeu_40_sync_arst.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/40g/aldec/rtl/lib


filenames: altera_avalon_mm_memory.sv/altera_avalon_mm_memory_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_memory


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_mii_decoder/cadence

filenames:
[cell repeats an earlier one in this file: 216 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_s10/tcl

filenames:
[cell repeats an earlier one in this file: 107 characters]


filetypes: dddddffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/ftile/common/rtl

filenames:
  aldec/cadence/gdr_adapters/intelfpga/mentor/pcie_f_ed.sdc.terp/pcie_f_ip.sdc.terp/pcie_hip_bb_f.sv.terp/pcie_hip_top_f.sv.terp/soft_logics/synopsys


filenames: alt_vip_cl_csc.qprs/alt_vip_cl_csc_hw.tcl/alt_vip_cl_csc_sw.tcl/csc_helper.jar
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_csc


filenames: altera_sld_jtag_mux_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sld/jtag/altera_sld_jtag_mux


filenames: common/rx/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/src/synopsys/bitec_dp


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/imported/warp/intel_vvp_warp_engine/synopsys


filenames: alt_vip_tpg_multi_scheduler.ocp/alt_vip_tpg_multi_scheduler.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_multi_scheduler/src_hdl


filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_interlaken/altera_interlaken_hsio_bank

filenames:
[cell repeats an earlier one in this file: 135 characters]


filenames: hssi_ss_axilite_avmm_bridge_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/subsystems/hssi_ss/hwtcl/qsys


filenames: alt_vip_dil_low_angle_algorithm.sv/alt_vip_dil_pixel_offset_rom.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_low_angle_algorithm/synopsys/src_hdl


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_phylite/ip_arch_nf/timing

filenames:
[cell repeats an earlier one in this file: 131 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sl4_f/src/phy/adapter
filetypes: ddddfffffd
filenames:
  aldec/cadence/intelfpga/mentor/seriallite4_phy_adapter.ocp/seriallite4_phy_adapter_pam4.ocp/sl4_f_avmm1.sv/sl4_f_avmm2.sv/sl4_gdr_phy_adapter.sv.terp/synopsys


filenames: intel_pcie_bas.sv/intel_pcie_lite_bas.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/avmm_bridge_512/intelfpga/bas


filenames: altera_eth_tse_pcs_pma_nf_lvds.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/aldec


filenames: alt_vip_cl_packet_closer.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vip/ip_library/full_ip/alt_vip_cl_packet_closer/intelfpga/src_hdl


filenames: mcdma-test
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/software/dpdk/dpdk/examples


filenames: gxb_rx.tcl.terp/gxb_rx_reset.tcl.terp/rx_phy_top.v.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_dp/de_gen/cyclone_10/simulation/rx_phy


filenames: Makefile.txt/ifc_pci_uio.c/ifc_pci_uio.h
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/intel_pcie/mcdma/software/kernel/driver/kmod/mcdma-custom-driver


filenames: altera_eth_pause_beat_conversion.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/synopsys


filenames: pkgIndex.tcl/tcl
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/alt_xcvr/altera_xcvr_pll/mcgb_package_s20


filetypes: dfdfddffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/hwtesting/system_console

filenames:
[cell repeats an earlier one in this file: 125 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_eth_ultra/100g/aldec/rtl/efc/rx

filenames:
[cell repeats an earlier one in this file: 122 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/audio_ip/audio_extract/cadence/src_hdl

filenames:
[cell repeats an earlier one in this file: 232 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/vvp/component_library/tcl_components/utility/intel_vvp_pkt_demux/synopsys


filenames: altera_avalon_sysid_qsys.c
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/HAL/src


filenames: alt_e40_block_distributor.v/alt_e40_pcs.v/alt_e40_pcs_rx.v/alt_e40_pcs_tx.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_e40c3/40g/aldec/rtl/pcs


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/rtl/pll_fpll

filenames:
[cell repeats an earlier one in this file: 177 characters]


filenames: altera_pcie_sriov_hwtcl.v/bench/hw_devkit/rtl
filetypes: fddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/altera_pcie/altera_pcie_sriov/intelfpga


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_rx_protocol/aldec


dirname: /opt/intel/oneapi/intelfpgadpcpp/2022.1.0/QuartusPrimePro/21.3/quartus/common/devinfo/14nm/nd7m
filenames:
  bcm2bits_db/db_nd7m_h_gx_leftfbga12138a_parasitic.db/db_nd7m_h_gx_rightfbga12138a_parasitic.db/db_nd7mfbga12138a_parasitic.db/ddb_dspf_re_reduced_graph.ddb/ddb_nd7m-1_reva_900mv_0c.dmf.ddb/ddb_nd7m-1_reva_900mv_100c.dmf.ddb/ddb_nd7m-1_reva_900mv_110c.dmf.ddb/ddb_nd7m-1_reva_900mv_125c.dmf.ddb/ddb_nd7m-1_reva_900mv_n40c.dmf.ddb/ddb_nd7m-1_reva_vid1_0c.dmf.ddb/ddb_nd7m-1_reva_vid1_100c.dmf.ddb/ddb_nd7m-1_reva_vid1_110c.dmf.ddb/ddb_nd7m-1_reva_vid1_125c.dmf.ddb/ddb_nd7m-1_reva_vid1_n40c.dmf.ddb/ddb_nd7m-1_revb_900mv_0c.dmf.ddb/ddb_nd7m-1_revb_900mv_100c.dmf.ddb/ddb_nd7m-1_revb_900mv_110c.dmf.ddb/ddb_nd7m-1_revb_900mv_125c.dmf.ddb/ddb_nd7m-1_revb_900mv_n40c.dmf.ddb/ddb_nd7m-1_revb_vid1_0c.dmf.ddb/ddb_nd7m-1_revb_vid1_100c.dmf.ddb/ddb_nd7m-1_revb_vid1_110c.dmf.ddb/ddb_nd7m-1_revb_vid1_125c.dmf.ddb/ddb_nd7m-1_revb_vid1_n40c.dmf.ddb/ddb_nd7m-1_reves_900mv_0c.dmf.ddb/ddb_nd7m-1_reves_900mv_100c.dmf.ddb/ddb_nd7m-1_reves_900mv_110c.dmf.ddb/ddb_nd7m-1_reves_900mv_125c.dmf.ddb/ddb_nd7m-1_reves_900mv_n40c.dmf.ddb/ddb_nd7m-1_reves_vid1_0c.dmf.ddb/ddb_nd7m-1_reves_vid1_100c.dmf.ddb/ddb_nd7m-1_reves_vid1_110c.dmf.ddb/ddb_nd7m-1_reves_vid1_125c.dmf.ddb/ddb_nd7m-1_reves_vid1_n40c.dmf.ddb/ddb_nd7m-1_revesa_900mv_0c.dmf.ddb/ddb_nd7m-1_revesa_900mv_100c.dmf.ddb/ddb_nd7m-1_revesa_900mv_110c.dmf.ddb/ddb_nd7m-1_revesa_900mv_125c.dmf.ddb/ddb_nd7m-1_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-1_revesa_vid1_0c.dmf.ddb/ddb_nd7m-1_revesa_vid1_100c.dmf.ddb/ddb_nd7m-1_revesa_vid1_110c.dmf.ddb/ddb_nd7m-1_revesa_vid1_125c.dmf.ddb/ddb_nd7m-1_revesa_vid1_n40c.dmf.ddb/ddb_nd7m-1_revprod_900mv_0c.dmf.ddb/ddb_nd7m-1_revprod_900mv_0c_fdi.ddb/ddb_nd7m-1_revprod_900mv_100c.dmf.ddb/ddb_nd7m-1_revprod_900mv_100c_fdi.ddb/ddb_nd7m-1_revprod_900mv_110c.dmf.ddb/ddb_nd7m-1_revprod_900mv_110c_dem.ddb/ddb_nd7m-1_revprod_900mv_110c_fdi.ddb/ddb_nd7m-1_revprod_900mv_125c.dmf.ddb/ddb_nd7m-1_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-1_revprod_900mv_n40c_fdi.ddb/ddb_nd7m-1_revprod_vid1_0c.dmf.ddb/ddb_nd7m-1_revprod_vid1_0c_fdi.ddb/ddb_nd7m-1_revprod_vid1_100c.dmf.ddb/ddb_nd7m-1_revprod_vid1_100c_fdi.ddb/ddb_nd7m-1_revprod_vid1_110c.dmf.ddb/ddb_nd7m-1_revprod_vid1_110c_fdi.ddb/ddb_nd7m-1_revprod_vid1_125c.dmf.ddb/ddb_nd7m-1_revprod_vid1_n40c.dmf.ddb/ddb_nd7m-1_revprod_vid1_n40c_fdi.ddb/ddb_nd7m-2_reva_850mv_0c.dmf.ddb/ddb_nd7m-2_reva_850mv_100c.dmf.ddb/ddb_nd7m-2_reva_850mv_110c.dmf.ddb/ddb_nd7m-2_reva_850mv_125c.dmf.ddb/ddb_nd7m-2_reva_850mv_n40c.dmf.ddb/ddb_nd7m-2_reva_900mv_0c.dmf.ddb/ddb_nd7m-2_reva_900mv_100c.dmf.ddb/ddb_nd7m-2_reva_900mv_110c.dmf.ddb/ddb_nd7m-2_reva_900mv_125c.dmf.ddb/ddb_nd7m-2_reva_900mv_n40c.dmf.ddb/ddb_nd7m-2_reva_vid2_0c.dmf.ddb/ddb_nd7m-2_reva_vid2_100c.dmf.ddb/ddb_nd7m-2_reva_vid2_110c.dmf.ddb/ddb_nd7m-2_reva_vid2_125c.dmf.ddb/ddb_nd7m-2_reva_vid2_n40c.dmf.ddb/ddb_nd7m-2_revb_850mv_0c.dmf.ddb/ddb_nd7m-2_revb_850mv_0c_fdi.ddb/ddb_nd7m-2_revb_850mv_100c.dmf.ddb/ddb_nd7m-2_revb_850mv_100c_dem.ddb/ddb_nd7m-2_revb_850mv_100c_fdi.ddb/ddb_nd7m-2_revb_850mv_110c.dmf.ddb/ddb_nd7m-2_revb_850mv_125c.dmf.ddb/ddb_nd7m-2_revb_850mv_n40c.dmf.ddb/ddb_nd7m-2_revb_900mv_0c.dmf.ddb/ddb_nd7m-2_revb_900mv_100c.dmf.ddb/ddb_nd7m-2_revb_900mv_110c.dmf.ddb/ddb_nd7m-2_revb_900mv_125c.dmf.ddb/ddb_nd7m-2_revb_900mv_n40c.dmf.ddb/ddb_nd7m-2_revb_vid2_0c.dmf.ddb/ddb_nd7m-2_revb_vid2_100c.dmf.ddb/ddb_nd7m-2_revb_vid2_110c.dmf.ddb/ddb_nd7m-2_revb_vid2_125c.dmf.ddb/ddb_nd7m-2_revb_vid2_n40c.dmf.ddb/ddb_nd7m-2_reves_850mv_0c.dmf.ddb/ddb_nd7m-2_reves_850mv_0c_fdi.ddb/ddb_nd7m-2_reves_850mv_100c.dmf.ddb/ddb_nd7m-2_reves_850mv_100c_dem.ddb/ddb_nd7m-2_reves_850mv_100c_fdi.ddb/ddb_nd7m-2_reves_850mv_110c.dmf.ddb/ddb_nd7m-2_reves_850mv_125c.dmf.ddb/ddb_nd7m-2_reves_850mv_n40c.dmf.ddb/ddb_nd7m-2_reves_900mv_0c.dmf.ddb/ddb_nd7m-2_reves_900mv_100c.dmf.ddb/ddb_nd7m-2_reves_900mv_110c.dmf.ddb/ddb_nd7m-2_reves_900mv_125c.dmf.ddb/ddb_nd7m-2_reves_900mv_n40c.dmf.ddb/ddb_nd7m-2_reves_vid2_0c.dmf.ddb/ddb_nd7m-2_reves_vid2_100c.dmf.ddb/ddb_nd7m-2_reves_vid2_110c.dmf.ddb/ddb_nd7m-2_reves_vid2_125c.dmf.ddb/ddb_nd7m-2_reves_vid2_n40c.dmf.ddb/ddb_nd7m-2_revesa_850mv_0c.dmf.ddb/ddb_nd7m-2_revesa_850mv_100c.dmf.ddb/ddb_nd7m-2_revesa_850mv_110c.dmf.ddb/ddb_nd7m-2_revesa_850mv_125c.dmf.ddb/ddb_nd7m-2_revesa_850mv_n40c.dmf.ddb/ddb_nd7m-2_revesa_900mv_0c.dmf.ddb/ddb_nd7m-2_revesa_900mv_100c.dmf.ddb/ddb_nd7m-2_revesa_900mv_110c.dmf.ddb/ddb_nd7m-2_revesa_900mv_125c.dmf.ddb/ddb_nd7m-2_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-2_revesa_vid2_0c.dmf.ddb/ddb_nd7m-2_revesa_vid2_100c.dmf.ddb/ddb_nd7m-2_revesa_vid2_110c.dmf.ddb/ddb_nd7m-2_revesa_vid2_125c.dmf.ddb/ddb_nd7m-2_revesa_vid2_n40c.dmf.ddb/ddb_nd7m-2_revprod_850mv_0c.dmf.ddb/ddb_nd7m-2_revprod_850mv_0c_fdi.ddb/ddb_nd7m-2_revprod_850mv_100c.dmf.ddb/ddb_nd7m-2_revprod_850mv_100c_dem.ddb/ddb_nd7m-2_revprod_850mv_100c_fdi.ddb/ddb_nd7m-2_revprod_850mv_110c.dmf.ddb/ddb_nd7m-2_revprod_850mv_110c_dem.ddb/ddb_nd7m-2_revprod_850mv_110c_fdi.ddb/ddb_nd7m-2_revprod_850mv_125c.dmf.ddb/ddb_nd7m-2_revprod_850mv_n40c.dmf.ddb/ddb_nd7m-2_revprod_850mv_n40c_fdi.ddb/ddb_nd7m-2_revprod_900mv_0c.dmf.ddb/ddb_nd7m-2_revprod_900mv_0c_fdi.ddb/ddb_nd7m-2_revprod_900mv_100c.dmf.ddb/ddb_nd7m-2_revprod_900mv_100c_dem.ddb/ddb_nd7m-2_revprod_900mv_100c_fdi.ddb/ddb_nd7m-2_revprod_900mv_110c.dmf.ddb/ddb_nd7m-2_revprod_900mv_110c_dem.ddb/ddb_nd7m-2_revprod_900mv_110c_fdi.ddb/ddb_nd7m-2_revprod_900mv_125c.dmf.ddb/ddb_nd7m-2_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-2_revprod_900mv_n40c_fdi.ddb/ddb_nd7m-2_revprod_vid2_0c.dmf.ddb/ddb_nd7m-2_revprod_vid2_0c_fdi.ddb/ddb_nd7m-2_revprod_vid2_100c.dmf.ddb/ddb_nd7m-2_revprod_vid2_100c_fdi.ddb/ddb_nd7m-2_revprod_vid2_110c.dmf.ddb/ddb_nd7m-2_revprod_vid2_110c_fdi.ddb/ddb_nd7m-2_revprod_vid2_125c.dmf.ddb/ddb_nd7m-2_revprod_vid2_n40c.dmf.ddb/ddb_nd7m-2_revprod_vid2_n40c_fdi.ddb/ddb_nd7m-3_reva_850mv_0c.dmf.ddb/ddb_nd7m-3_reva_850mv_100c.dmf.ddb/ddb_nd7m-3_reva_850mv_110c.dmf.ddb/ddb_nd7m-3_reva_850mv_125c.dmf.ddb/ddb_nd7m-3_reva_850mv_n40c.dmf.ddb/ddb_nd7m-3_reva_900mv_0c.dmf.ddb/ddb_nd7m-3_reva_900mv_100c.dmf.ddb/ddb_nd7m-3_reva_900mv_110c.dmf.ddb/ddb_nd7m-3_reva_900mv_125c.dmf.ddb/ddb_nd7m-3_reva_900mv_n40c.dmf.ddb/ddb_nd7m-3_reva_vid3a_0c.dmf.ddb/ddb_nd7m-3_reva_vid3a_100c.dmf.ddb/ddb_nd7m-3_reva_vid3a_110c.dmf.ddb/ddb_nd7m-3_reva_vid3a_125c.dmf.ddb/ddb_nd7m-3_reva_vid3a_n40c.dmf.ddb/ddb_nd7m-3_revb_850mv_0c.dmf.ddb/ddb_nd7m-3_revb_850mv_100c.dmf.ddb/ddb_nd7m-3_revb_850mv_110c.dmf.ddb/ddb_nd7m-3_revb_850mv_125c.dmf.ddb/ddb_nd7m-3_revb_850mv_n40c.dmf.ddb/ddb_nd7m-3_revb_900mv_0c.dmf.ddb/ddb_nd7m-3_revb_900mv_100c.dmf.ddb/ddb_nd7m-3_revb_900mv_110c.dmf.ddb/ddb_nd7m-3_revb_900mv_125c.dmf.ddb/ddb_nd7m-3_revb_900mv_n40c.dmf.ddb/ddb_nd7m-3_revb_vid3a_0c.dmf.ddb/ddb_nd7m-3_revb_vid3a_100c.dmf.ddb/ddb_nd7m-3_revb_vid3a_110c.dmf.ddb/ddb_nd7m-3_revb_vid3a_125c.dmf.ddb/ddb_nd7m-3_revb_vid3a_n40c.dmf.ddb/ddb_nd7m-3_reves_850mv_0c.dmf.ddb/ddb_nd7m-3_reves_850mv_100c.dmf.ddb/ddb_nd7m-3_reves_850mv_110c.dmf.ddb/ddb_nd7m-3_reves_850mv_125c.dmf.ddb/ddb_nd7m-3_reves_850mv_n40c.dmf.ddb/ddb_nd7m-3_reves_900mv_0c.dmf.ddb/ddb_nd7m-3_reves_900mv_100c.dmf.ddb/ddb_nd7m-3_reves_900mv_110c.dmf.ddb/ddb_nd7m-3_reves_900mv_125c.dmf.ddb/ddb_nd7m-3_reves_900mv_n40c.dmf.ddb/ddb_nd7m-3_reves_vid3a_0c.dmf.ddb/ddb_nd7m-3_reves_vid3a_100c.dmf.ddb/ddb_nd7m-3_reves_vid3a_110c.dmf.ddb/ddb_nd7m-3_reves_vid3a_125c.dmf.ddb/ddb_nd7m-3_reves_vid3a_n40c.dmf.ddb/ddb_nd7m-3_revesa_850mv_0c.dmf.ddb/ddb_nd7m-3_revesa_850mv_100c.dmf.ddb/ddb_nd7m-3_revesa_850mv_110c.dmf.ddb/ddb_nd7m-3_revesa_850mv_125c.dmf.ddb/ddb_nd7m-3_revesa_850mv_n40c.dmf.ddb/ddb_nd7m-3_revesa_900mv_0c.dmf.ddb/ddb_nd7m-3_revesa_900mv_100c.dmf.ddb/ddb_nd7m-3_revesa_900mv_110c.dmf.ddb/ddb_nd7m-3_revesa_900mv_125c.dmf.ddb/ddb_nd7m-3_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-3_revesa_vid3a_0c.dmf.ddb/ddb_nd7m-3_revesa_vid3a_100c.dmf.ddb/ddb_nd7m-3_revesa_vid3a_110c.dmf.ddb/ddb_nd7m-3_revesa_vid3a_125c.dmf.ddb/ddb_nd7m-3_revesa_vid3a_n40c.dmf.ddb/ddb_nd7m-3_revprod_850mv_0c.dmf.ddb/ddb_nd7m-3_revprod_850mv_0c_fdi.ddb/ddb_nd7m-3_revprod_850mv_100c.dmf.ddb/ddb_nd7m-3_revprod_850mv_100c_fdi.ddb/ddb_nd7m-3_revprod_850mv_110c.dmf.ddb/ddb_nd7m-3_revprod_850mv_110c_dem.ddb/ddb_nd7m-3_revprod_850mv_110c_fdi.ddb/ddb_nd7m-3_revprod_850mv_125c.dmf.ddb/ddb_nd7m-3_revprod_850mv_n40c.dmf.ddb/ddb_nd7m-3_revprod_850mv_n40c_fdi.ddb/ddb_nd7m-3_revprod_900mv_0c.dmf.ddb/ddb_nd7m-3_revprod_900mv_0c_fdi.ddb/ddb_nd7m-3_revprod_900mv_100c.dmf.ddb/ddb_nd7m-3_revprod_900mv_100c_dem.ddb/ddb_nd7m-3_revprod_900mv_100c_fdi.ddb/ddb_nd7m-3_revprod_900mv_110c.dmf.ddb/ddb_nd7m-3_revprod_900mv_110c_dem.ddb/ddb_nd7m-3_revprod_900mv_110c_fdi.ddb/ddb_nd7m-3_revprod_900mv_125c.dmf.ddb/ddb_nd7m-3_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-3_revprod_900mv_n40c_fdi.ddb/ddb_nd7m-3_revprod_vid3a_0c.dmf.ddb/ddb_nd7m-3_revprod_vid3a_0c_fdi.ddb/ddb_nd7m-3_revprod_vid3a_100c.dmf.ddb/ddb_nd7m-3_revprod_vid3a_100c_fdi.ddb/ddb_nd7m-3_revprod_vid3a_110c.dmf.ddb/ddb_nd7m-3_revprod_vid3a_110c_fdi.ddb/ddb_nd7m-3_revprod_vid3a_125c.dmf.ddb/ddb_nd7m-3_revprod_vid3a_n40c.dmf.ddb/ddb_nd7m-3_revprod_vid3a_n40c_fdi.ddb/ddb_nd7m-ff_reva_800mv_0c.dmf.ddb/ddb_nd7m-ff_reva_800mv_100c.dmf.ddb/ddb_nd7m-ff_reva_800mv_110c.dmf.ddb/ddb_nd7m-ff_reva_800mv_125c.dmf.ddb/ddb_nd7m-ff_reva_800mv_n40c.dmf.ddb/ddb_nd7m-ff_reva_850mv_0c.dmf.ddb/ddb_nd7m-ff_reva_850mv_100c.dmf.ddb/ddb_nd7m-ff_reva_850mv_110c.dmf.ddb/ddb_nd7m-ff_reva_850mv_125c.dmf.ddb/ddb_nd7m-ff_reva_850mv_n40c.dmf.ddb/ddb_nd7m-ff_reva_900mv_0c.dmf.ddb/ddb_nd7m-ff_reva_900mv_100c.dmf.ddb/ddb_nd7m-ff_reva_900mv_110c.dmf.ddb/ddb_nd7m-ff_reva_900mv_125c.dmf.ddb/ddb_nd7m-ff_reva_900mv_n40c.dmf.ddb/ddb_nd7m-ff_reva_vid1_0c.dmf.ddb/ddb_nd7m-ff_reva_vid1_100c.dmf.ddb/ddb_nd7m-ff_reva_vid1_110c.dmf.ddb/ddb_nd7m-ff_reva_vid1_125c.dmf.ddb/ddb_nd7m-ff_reva_vid1_n40c.dmf.ddb/ddb_nd7m-ff_revb_800mv_0c.dmf.ddb/ddb_nd7m-ff_revb_800mv_100c.dmf.ddb/ddb_nd7m-ff_revb_800mv_110c.dmf.ddb/ddb_nd7m-ff_revb_800mv_125c.dmf.ddb/ddb_nd7m-ff_revb_800mv_n40c.dmf.ddb/ddb_nd7m-ff_revb_850mv_0c.dmf.ddb/ddb_nd7m-ff_revb_850mv_100c.dmf.ddb/ddb_nd7m-ff_revb_850mv_110c.dmf.ddb/ddb_nd7m-ff_revb_850mv_125c.dmf.ddb/ddb_nd7m-ff_revb_850mv_n40c.dmf.ddb/ddb_nd7m-ff_revb_900mv_0c.dmf.ddb/ddb_nd7m-ff_revb_900mv_100c.dmf.ddb/ddb_nd7m-ff_revb_900mv_110c.dmf.ddb/ddb_nd7m-ff_revb_900mv_125c.dmf.ddb/ddb_nd7m-ff_revb_900mv_n40c.dmf.ddb/ddb_nd7m-ff_revb_vid1_0c.dmf.ddb/ddb_nd7m-ff_revb_vid1_100c.dmf.ddb/ddb_nd7m-ff_revb_vid1_110c.dmf.ddb/ddb_nd7m-ff_revb_vid1_125c.dmf.ddb/ddb_nd7m-ff_revb_vid1_n40c.dmf.ddb/ddb_nd7m-ff_reves_800mv_0c.dmf.ddb/ddb_nd7m-ff_reves_800mv_100c.dmf.ddb/ddb_nd7m-ff_reves_800mv_110c.dmf.ddb/ddb_nd7m-ff_reves_800mv_125c.dmf.ddb/ddb_nd7m-ff_reves_800mv_n40c.dmf.ddb/ddb_nd7m-ff_reves_850mv_0c.dmf.ddb/ddb_nd7m-ff_reves_850mv_100c.dmf.ddb/ddb_nd7m-ff_reves_850mv_110c.dmf.ddb/ddb_nd7m-ff_reves_850mv_125c.dmf.ddb/ddb_nd7m-ff_reves_850mv_n40c.dmf.ddb/ddb_nd7m-ff_reves_900mv_0c.dmf.ddb/ddb_nd7m-ff_reves_900mv_100c.dmf.ddb/ddb_nd7m-ff_reves_900mv_110c.dmf.ddb/ddb_nd7m-ff_reves_900mv_125c.dmf.ddb/ddb_nd7m-ff_reves_900mv_n40c.dmf.ddb/ddb_nd7m-ff_reves_vid1_0c.dmf.ddb/ddb_nd7m-ff_reves_vid1_100c.dmf.ddb/ddb_nd7m-ff_reves_vid1_110c.dmf.ddb/ddb_nd7m-ff_reves_vid1_125c.dmf.ddb/ddb_nd7m-ff_reves_vid1_n40c.dmf.ddb/ddb_nd7m-ff_revesa_800mv_0c.dmf.ddb/ddb_nd7m-ff_revesa_800mv_100c.dmf.ddb/ddb_nd7m-ff_revesa_800mv_110c.dmf.ddb/ddb_nd7m-ff_revesa_800mv_125c.dmf.ddb/ddb_nd7m-ff_revesa_800mv_n40c.dmf.ddb/ddb_nd7m-ff_revesa_850mv_0c.dmf.ddb/ddb_nd7m-ff_revesa_850mv_100c.dmf.ddb/ddb_nd7m-ff_revesa_850mv_110c.dmf.ddb/ddb_nd7m-ff_revesa_850mv_125c.dmf.ddb/ddb_nd7m-ff_revesa_850mv_n40c.dmf.ddb/ddb_nd7m-ff_revesa_900mv_0c.dmf.ddb/ddb_nd7m-ff_revesa_900mv_100c.dmf.ddb/ddb_nd7m-ff_revesa_900mv_110c.dmf.ddb/ddb_nd7m-ff_revesa_900mv_125c.dmf.ddb/ddb_nd7m-ff_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-ff_revesa_vid1_0c.dmf.ddb/ddb_nd7m-ff_revesa_vid1_100c.dmf.ddb/ddb_nd7m-ff_revesa_vid1_110c.dmf.ddb/ddb_nd7m-ff_revesa_vid1_125c.dmf.ddb/ddb_nd7m-ff_revesa_vid1_n40c.dmf.ddb/ddb_nd7m-ff_revprod_800mv_0c.dmf.ddb/ddb_nd7m-ff_revprod_800mv_100c.dmf.ddb/ddb_nd7m-ff_revprod_800mv_110c.dmf.ddb/ddb_nd7m-ff_revprod_800mv_125c.dmf.ddb/ddb_nd7m-ff_revprod_800mv_n40c.dmf.ddb/ddb_nd7m-ff_revprod_850mv_0c.dmf.ddb/ddb_nd7m-ff_revprod_850mv_100c.dmf.ddb/ddb_nd7m-ff_revprod_850mv_110c.dmf.ddb/ddb_nd7m-ff_revprod_850mv_125c.dmf.ddb/ddb_nd7m-ff_revprod_850mv_n40c.dmf.ddb/ddb_nd7m-ff_revprod_900mv_0c.dmf.ddb/ddb_nd7m-ff_revprod_900mv_100c.dmf.ddb/ddb_nd7m-ff_revprod_900mv_110c.dmf.ddb/ddb_nd7m-ff_revprod_900mv_125c.dmf.ddb/ddb_nd7m-ff_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-ff_revprod_vid1_0c.dmf.ddb/ddb_nd7m-ff_revprod_vid1_100c.dmf.ddb/ddb_nd7m-ff_revprod_vid1_110c.dmf.ddb/ddb_nd7m-ff_revprod_vid1_125c.dmf.ddb/ddb_nd7m-ff_revprod_vid1_n40c.dmf.ddb/ddb_nd7m-ffbin_reva_800mv_0c.dmf.ddb/ddb_nd7m-ffbin_reva_800mv_100c.dmf.ddb/ddb_nd7m-ffbin_reva_800mv_110c.dmf.ddb/ddb_nd7m-ffbin_reva_800mv_125c.dmf.ddb/ddb_nd7m-ffbin_reva_800mv_n40c.dmf.ddb/ddb_nd7m-ffbin_reva_850mv_0c.dmf.ddb/ddb_nd7m-ffbin_reva_850mv_100c.dmf.ddb/ddb_nd7m-ffbin_reva_850mv_110c.dmf.ddb/ddb_nd7m-ffbin_reva_850mv_125c.dmf.ddb/ddb_nd7m-ffbin_reva_850mv_n40c.dmf.ddb/ddb_nd7m-ffbin_reva_900mv_0c.dmf.ddb/ddb_nd7m-ffbin_reva_900mv_100c.dmf.ddb/ddb_nd7m-ffbin_reva_900mv_110c.dmf.ddb/ddb_nd7m-ffbin_reva_900mv_125c.dmf.ddb/ddb_nd7m-ffbin_reva_900mv_n40c.dmf.ddb/ddb_nd7m-ffbin_reva_vid1_0c.dmf.ddb/ddb_nd7m-ffbin_reva_vid1_100c.dmf.ddb/ddb_nd7m-ffbin_reva_vid1_110c.dmf.ddb/ddb_nd7m-ffbin_reva_vid1_125c.dmf.ddb/ddb_nd7m-ffbin_reva_vid1_n40c.dmf.ddb/ddb_nd7m-ffbin_revb_800mv_0c.dmf.ddb/ddb_nd7m-ffbin_revb_800mv_100c.dmf.ddb/ddb_nd7m-ffbin_revb_800mv_110c.dmf.ddb/ddb_nd7m-ffbin_revb_800mv_125c.dmf.ddb/ddb_nd7m-ffbin_revb_800mv_n40c.dmf.ddb/ddb_nd7m-ffbin_revb_850mv_0c.dmf.ddb/ddb_nd7m-ffbin_revb_850mv_100c.dmf.ddb/ddb_nd7m-ffbin_revb_850mv_110c.dmf.ddb/ddb_nd7m-ffbin_revb_850mv_125c.dmf.ddb/ddb_nd7m-ffbin_revb_850mv_n40c.dmf.ddb/ddb_nd7m-ffbin_revb_900mv_0c.dmf.ddb/ddb_nd7m-ffbin_revb_900mv_100c.dmf.ddb/ddb_nd7m-ffbin_revb_900mv_110c.dmf.ddb/ddb_nd7m-ffbin_revb_900mv_125c.dmf.ddb/ddb_nd7m-ffbin_revb_900mv_n40c.dmf.ddb/ddb_nd7m-ffbin_revb_vid1_0c.dmf.ddb/ddb_nd7m-ffbin_revb_vid1_100c.dmf.ddb/ddb_nd7m-ffbin_revb_vid1_110c.dmf.ddb/ddb_nd7m-ffbin_revb_vid1_125c.dmf.ddb/ddb_nd7m-ffbin_revb_vid1_n40c.dmf.ddb/ddb_nd7m-ffbin_reves_800mv_0c.dmf.ddb/ddb_nd7m-ffbin_reves_800mv_100c.dmf.ddb/ddb_nd7m-ffbin_reves_800mv_110c.dmf.ddb/ddb_nd7m-ffbin_reves_800mv_125c.dmf.ddb/ddb_nd7m-ffbin_reves_800mv_n40c.dmf.ddb/ddb_nd7m-ffbin_reves_850mv_0c.dmf.ddb/ddb_nd7m-ffbin_reves_850mv_100c.dmf.ddb/ddb_nd7m-ffbin_reves_850mv_110c.dmf.ddb/ddb_nd7m-ffbin_reves_850mv_125c.dmf.ddb/ddb_nd7m-ffbin_reves_850mv_n40c.dmf.ddb/ddb_nd7m-ffbin_reves_900mv_0c.dmf.ddb/ddb_nd7m-ffbin_reves_900mv_100c.dmf.ddb/ddb_nd7m-ffbin_reves_900mv_110c.dmf.ddb/ddb_nd7m-ffbin_reves_900mv_125c.dmf.ddb/ddb_nd7m-ffbin_reves_900mv_n40c.dmf.ddb/ddb_nd7m-ffbin_reves_vid1_0c.dmf.ddb/ddb_nd7m-ffbin_reves_vid1_100c.dmf.ddb/ddb_nd7m-ffbin_reves_vid1_110c.dmf.ddb/ddb_nd7m-ffbin_reves_vid1_125c.dmf.ddb/ddb_nd7m-ffbin_reves_vid1_n40c.dmf.ddb/ddb_nd7m-ffbin_revesa_800mv_0c.dmf.ddb/ddb_nd7m-ffbin_revesa_800mv_100c.dmf.ddb/ddb_nd7m-ffbin_revesa_800mv_110c.dmf.ddb/ddb_nd7m-ffbin_revesa_800mv_125c.dmf.ddb/ddb_nd7m-ffbin_revesa_800mv_n40c.dmf.ddb/ddb_nd7m-ffbin_revesa_850mv_0c.dmf.ddb/ddb_nd7m-ffbin_revesa_850mv_100c.dmf.ddb/ddb_nd7m-ffbin_revesa_850mv_110c.dmf.ddb/ddb_nd7m-ffbin_revesa_850mv_125c.dmf.ddb/ddb_nd7m-ffbin_revesa_850mv_n40c.dmf.ddb/ddb_nd7m-ffbin_revesa_900mv_0c.dmf.ddb/ddb_nd7m-ffbin_revesa_900mv_100c.dmf.ddb/ddb_nd7m-ffbin_revesa_900mv_110c.dmf.ddb/ddb_nd7m-ffbin_revesa_900mv_125c.dmf.ddb/ddb_nd7m-ffbin_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-ffbin_revesa_vid1_0c.dmf.ddb/ddb_nd7m-ffbin_revesa_vid1_100c.dmf.ddb/ddb_nd7m-ffbin_revesa_vid1_110c.dmf.ddb/ddb_nd7m-ffbin_revesa_vid1_125c.dmf.ddb/ddb_nd7m-ffbin_revesa_vid1_n40c.dmf.ddb/ddb_nd7m-ffbin_revprod_800mv_0c.dmf.ddb/ddb_nd7m-ffbin_revprod_800mv_100c.dmf.ddb/ddb_nd7m-ffbin_revprod_800mv_110c.dmf.ddb/ddb_nd7m-ffbin_revprod_800mv_125c.dmf.ddb/ddb_nd7m-ffbin_revprod_800mv_n40c.dmf.ddb/ddb_nd7m-ffbin_revprod_850mv_0c.dmf.ddb/ddb_nd7m-ffbin_revprod_850mv_100c.dmf.ddb/ddb_nd7m-ffbin_revprod_850mv_110c.dmf.ddb/ddb_nd7m-ffbin_revprod_850mv_125c.dmf.ddb/ddb_nd7m-ffbin_revprod_850mv_n40c.dmf.ddb/ddb_nd7m-ffbin_revprod_900mv_0c.dmf.ddb/ddb_nd7m-ffbin_revprod_900mv_100c.dmf.ddb/ddb_nd7m-ffbin_revprod_900mv_110c.dmf.ddb/ddb_nd7m-ffbin_revprod_900mv_125c.dmf.ddb/ddb_nd7m-ffbin_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-ffbin_revprod_vid1_0c.dmf.ddb/ddb_nd7m-ffbin_revprod_vid1_100c.dmf.ddb/ddb_nd7m-ffbin_revprod_vid1_110c.dmf.ddb/ddb_nd7m-ffbin_revprod_vid1_125c.dmf.ddb/ddb_nd7m-ffbin_revprod_vid1_n40c.dmf.ddb/ddb_nd7m-ffscaled_reva_800mv_0c.dmf.ddb/ddb_nd7m-ffscaled_reva_800mv_100c.dmf.ddb/ddb_nd7m-ffscaled_reva_800mv_110c.dmf.ddb/ddb_nd7m-ffscaled_reva_800mv_125c.dmf.ddb/ddb_nd7m-ffscaled_reva_800mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_reva_850mv_0c.dmf.ddb/ddb_nd7m-ffscaled_reva_850mv_100c.dmf.ddb/ddb_nd7m-ffscaled_reva_850mv_110c.dmf.ddb/ddb_nd7m-ffscaled_reva_850mv_125c.dmf.ddb/ddb_nd7m-ffscaled_reva_850mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_reva_900mv_0c.dmf.ddb/ddb_nd7m-ffscaled_reva_900mv_100c.dmf.ddb/ddb_nd7m-ffscaled_reva_900mv_110c.dmf.ddb/ddb_nd7m-ffscaled_reva_900mv_125c.dmf.ddb/ddb_nd7m-ffscaled_reva_900mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_reva_vid1_0c.dmf.ddb/ddb_nd7m-ffscaled_reva_vid1_100c.dmf.ddb/ddb_nd7m-ffscaled_reva_vid1_110c.dmf.ddb/ddb_nd7m-ffscaled_reva_vid1_125c.dmf.ddb/ddb_nd7m-ffscaled_reva_vid1_n40c.dmf.ddb/ddb_nd7m-ffscaled_revb_800mv_0c.dmf.ddb/ddb_nd7m-ffscaled_revb_800mv_100c.dmf.ddb/ddb_nd7m-ffscaled_revb_800mv_110c.dmf.ddb/ddb_nd7m-ffscaled_revb_800mv_125c.dmf.ddb/ddb_nd7m-ffscaled_revb_800mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_revb_850mv_0c.dmf.ddb/ddb_nd7m-ffscaled_revb_850mv_100c.dmf.ddb/ddb_nd7m-ffscaled_revb_850mv_110c.dmf.ddb/ddb_nd7m-ffscaled_revb_850mv_125c.dmf.ddb/ddb_nd7m-ffscaled_revb_850mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_revb_900mv_0c.dmf.ddb/ddb_nd7m-ffscaled_revb_900mv_100c.dmf.ddb/ddb_nd7m-ffscaled_revb_900mv_110c.dmf.ddb/ddb_nd7m-ffscaled_revb_900mv_125c.dmf.ddb/ddb_nd7m-ffscaled_revb_900mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_revb_vid1_0c.dmf.ddb/ddb_nd7m-ffscaled_revb_vid1_100c.dmf.ddb/ddb_nd7m-ffscaled_revb_vid1_110c.dmf.ddb/ddb_nd7m-ffscaled_revb_vid1_125c.dmf.ddb/ddb_nd7m-ffscaled_revb_vid1_n40c.dmf.ddb/ddb_nd7m-ffscaled_reves_800mv_0c.dmf.ddb/ddb_nd7m-ffscaled_reves_800mv_100c.dmf.ddb/ddb_nd7m-ffscaled_reves_800mv_110c.dmf.ddb/ddb_nd7m-ffscaled_reves_800mv_125c.dmf.ddb/ddb_nd7m-ffscaled_reves_800mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_reves_850mv_0c.dmf.ddb/ddb_nd7m-ffscaled_reves_850mv_100c.dmf.ddb/ddb_nd7m-ffscaled_reves_850mv_110c.dmf.ddb/ddb_nd7m-ffscaled_reves_850mv_125c.dmf.ddb/ddb_nd7m-ffscaled_reves_850mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_reves_900mv_0c.dmf.ddb/ddb_nd7m-ffscaled_reves_900mv_100c.dmf.ddb/ddb_nd7m-ffscaled_reves_900mv_110c.dmf.ddb/ddb_nd7m-ffscaled_reves_900mv_125c.dmf.ddb/ddb_nd7m-ffscaled_reves_900mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_reves_vid1_0c.dmf.ddb/ddb_nd7m-ffscaled_reves_vid1_100c.dmf.ddb/ddb_nd7m-ffscaled_reves_vid1_110c.dmf.ddb/ddb_nd7m-ffscaled_reves_vid1_125c.dmf.ddb/ddb_nd7m-ffscaled_reves_vid1_n40c.dmf.ddb/ddb_nd7m-ffscaled_revesa_800mv_0c.dmf.ddb/ddb_nd7m-ffscaled_revesa_800mv_100c.dmf.ddb/ddb_nd7m-ffscaled_revesa_800mv_110c.dmf.ddb/ddb_nd7m-ffscaled_revesa_800mv_125c.dmf.ddb/ddb_nd7m-ffscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_revesa_850mv_0c.dmf.ddb/ddb_nd7m-ffscaled_revesa_850mv_100c.dmf.ddb/ddb_nd7m-ffscaled_revesa_850mv_110c.dmf.ddb/ddb_nd7m-ffscaled_revesa_850mv_125c.dmf.ddb/ddb_nd7m-ffscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_revesa_900mv_0c.dmf.ddb/ddb_nd7m-ffscaled_revesa_900mv_100c.dmf.ddb/ddb_nd7m-ffscaled_revesa_900mv_110c.dmf.ddb/ddb_nd7m-ffscaled_revesa_900mv_125c.dmf.ddb/ddb_nd7m-ffscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_revesa_vid1_0c.dmf.ddb/ddb_nd7m-ffscaled_revesa_vid1_100c.dmf.ddb/ddb_nd7m-ffscaled_revesa_vid1_110c.dmf.ddb/ddb_nd7m-ffscaled_revesa_vid1_125c.dmf.ddb/ddb_nd7m-ffscaled_revesa_vid1_n40c.dmf.ddb/ddb_nd7m-ffscaled_revprod_800mv_0c.dmf.ddb/ddb_nd7m-ffscaled_revprod_800mv_100c.dmf.ddb/ddb_nd7m-ffscaled_revprod_800mv_110c.dmf.ddb/ddb_nd7m-ffscaled_revprod_800mv_125c.dmf.ddb/ddb_nd7m-ffscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_revprod_850mv_0c.dmf.ddb/ddb_nd7m-ffscaled_revprod_850mv_100c.dmf.ddb/ddb_nd7m-ffscaled_revprod_850mv_110c.dmf.ddb/ddb_nd7m-ffscaled_revprod_850mv_125c.dmf.ddb/ddb_nd7m-ffscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_revprod_900mv_0c.dmf.ddb/ddb_nd7m-ffscaled_revprod_900mv_100c.dmf.ddb/ddb_nd7m-ffscaled_revprod_900mv_110c.dmf.ddb/ddb_nd7m-ffscaled_revprod_900mv_125c.dmf.ddb/ddb_nd7m-ffscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-ffscaled_revprod_vid1_0c.dmf.ddb/ddb_nd7m-ffscaled_revprod_vid1_100c.dmf.ddb/ddb_nd7m-ffscaled_revprod_vid1_110c.dmf.ddb/ddb_nd7m-ffscaled_revprod_vid1_125c.dmf.ddb/ddb_nd7m-ffscaled_revprod_vid1_n40c.dmf.ddb/ddb_nd7m-ii_reva_900mv_0c.dmf.ddb/ddb_nd7m-ii_reva_900mv_100c.dmf.ddb/ddb_nd7m-ii_reva_900mv_110c.dmf.ddb/ddb_nd7m-ii_reva_900mv_125c.dmf.ddb/ddb_nd7m-ii_reva_900mv_n40c.dmf.ddb/ddb_nd7m-ii_revb_900mv_0c.dmf.ddb/ddb_nd7m-ii_revb_900mv_100c.dmf.ddb/ddb_nd7m-ii_revb_900mv_110c.dmf.ddb/ddb_nd7m-ii_revb_900mv_125c.dmf.ddb/ddb_nd7m-ii_revb_900mv_n40c.dmf.ddb/ddb_nd7m-ii_reves_900mv_0c.dmf.ddb/ddb_nd7m-ii_reves_900mv_100c.dmf.ddb/ddb_nd7m-ii_reves_900mv_110c.dmf.ddb/ddb_nd7m-ii_reves_900mv_125c.dmf.ddb/ddb_nd7m-ii_reves_900mv_n40c.dmf.ddb/ddb_nd7m-ii_revesa_900mv_0c.dmf.ddb/ddb_nd7m-ii_revesa_900mv_100c.dmf.ddb/ddb_nd7m-ii_revesa_900mv_110c.dmf.ddb/ddb_nd7m-ii_revesa_900mv_125c.dmf.ddb/ddb_nd7m-ii_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-ii_revprod_900mv_0c.dmf.ddb/ddb_nd7m-ii_revprod_900mv_100c.dmf.ddb/ddb_nd7m-ii_revprod_900mv_110c.dmf.ddb/ddb_nd7m-ii_revprod_900mv_125c.dmf.ddb/ddb_nd7m-ii_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-iibin_reva_900mv_0c.dmf.ddb/ddb_nd7m-iibin_reva_900mv_100c.dmf.ddb/ddb_nd7m-iibin_reva_900mv_110c.dmf.ddb/ddb_nd7m-iibin_reva_900mv_125c.dmf.ddb/ddb_nd7m-iibin_reva_900mv_n40c.dmf.ddb/ddb_nd7m-iibin_revb_900mv_0c.dmf.ddb/ddb_nd7m-iibin_revb_900mv_100c.dmf.ddb/ddb_nd7m-iibin_revb_900mv_110c.dmf.ddb/ddb_nd7m-iibin_revb_900mv_125c.dmf.ddb/ddb_nd7m-iibin_revb_900mv_n40c.dmf.ddb/ddb_nd7m-iibin_reves_900mv_0c.dmf.ddb/ddb_nd7m-iibin_reves_900mv_100c.dmf.ddb/ddb_nd7m-iibin_reves_900mv_110c.dmf.ddb/ddb_nd7m-iibin_reves_900mv_125c.dmf.ddb/ddb_nd7m-iibin_reves_900mv_n40c.dmf.ddb/ddb_nd7m-iibin_revesa_900mv_0c.dmf.ddb/ddb_nd7m-iibin_revesa_900mv_100c.dmf.ddb/ddb_nd7m-iibin_revesa_900mv_110c.dmf.ddb/ddb_nd7m-iibin_revesa_900mv_125c.dmf.ddb/ddb_nd7m-iibin_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-iibin_revprod_900mv_0c.dmf.ddb/ddb_nd7m-iibin_revprod_900mv_100c.dmf.ddb/ddb_nd7m-iibin_revprod_900mv_110c.dmf.ddb/ddb_nd7m-iibin_revprod_900mv_125c.dmf.ddb/ddb_nd7m-iibin_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-iiscaled_reva_900mv_0c.dmf.ddb/ddb_nd7m-iiscaled_reva_900mv_100c.dmf.ddb/ddb_nd7m-iiscaled_reva_900mv_110c.dmf.ddb/ddb_nd7m-iiscaled_reva_900mv_125c.dmf.ddb/ddb_nd7m-iiscaled_reva_900mv_n40c.dmf.ddb/ddb_nd7m-iiscaled_revb_900mv_0c.dmf.ddb/ddb_nd7m-iiscaled_revb_900mv_100c.dmf.ddb/ddb_nd7m-iiscaled_revb_900mv_110c.dmf.ddb/ddb_nd7m-iiscaled_revb_900mv_125c.dmf.ddb/ddb_nd7m-iiscaled_revb_900mv_n40c.dmf.ddb/ddb_nd7m-iiscaled_reves_900mv_0c.dmf.ddb/ddb_nd7m-iiscaled_reves_900mv_100c.dmf.ddb/ddb_nd7m-iiscaled_reves_900mv_110c.dmf.ddb/ddb_nd7m-iiscaled_reves_900mv_125c.dmf.ddb/ddb_nd7m-iiscaled_reves_900mv_n40c.dmf.ddb/ddb_nd7m-iiscaled_revesa_900mv_0c.dmf.ddb/ddb_nd7m-iiscaled_revesa_900mv_100c.dmf.ddb/ddb_nd7m-iiscaled_revesa_900mv_110c.dmf.ddb/ddb_nd7m-iiscaled_revesa_900mv_125c.dmf.ddb/ddb_nd7m-iiscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-iiscaled_revprod_900mv_0c.dmf.ddb/ddb_nd7m-iiscaled_revprod_900mv_100c.dmf.ddb/ddb_nd7m-iiscaled_revprod_900mv_110c.dmf.ddb/ddb_nd7m-iiscaled_revprod_900mv_125c.dmf.ddb/ddb_nd7m-iiscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-m_reva_850mv_0c.dmf.ddb/ddb_nd7m-m_reva_850mv_100c.dmf.ddb/ddb_nd7m-m_reva_850mv_110c.dmf.ddb/ddb_nd7m-m_reva_850mv_125c.dmf.ddb/ddb_nd7m-m_reva_850mv_n40c.dmf.ddb/ddb_nd7m-m_reva_900mv_0c.dmf.ddb/ddb_nd7m-m_reva_900mv_100c.dmf.ddb/ddb_nd7m-m_reva_900mv_110c.dmf.ddb/ddb_nd7m-m_reva_900mv_125c.dmf.ddb/ddb_nd7m-m_reva_900mv_n40c.dmf.ddb/ddb_nd7m-m_revb_850mv_0c.dmf.ddb/ddb_nd7m-m_revb_850mv_0c_fdi.ddb/ddb_nd7m-m_revb_850mv_100c.dmf.ddb/ddb_nd7m-m_revb_850mv_100c_fdi.ddb/ddb_nd7m-m_revb_850mv_110c.dmf.ddb/ddb_nd7m-m_revb_850mv_125c.dmf.ddb/ddb_nd7m-m_revb_850mv_n40c.dmf.ddb/ddb_nd7m-m_revb_900mv_0c.dmf.ddb/ddb_nd7m-m_revb_900mv_100c.dmf.ddb/ddb_nd7m-m_revb_900mv_110c.dmf.ddb/ddb_nd7m-m_revb_900mv_125c.dmf.ddb/ddb_nd7m-m_revb_900mv_n40c.dmf.ddb/ddb_nd7m-m_reves_850mv_0c.dmf.ddb/ddb_nd7m-m_reves_850mv_0c_fdi.ddb/ddb_nd7m-m_reves_850mv_100c.dmf.ddb/ddb_nd7m-m_reves_850mv_100c_fdi.ddb/ddb_nd7m-m_reves_850mv_110c.dmf.ddb/ddb_nd7m-m_reves_850mv_125c.dmf.ddb/ddb_nd7m-m_reves_850mv_n40c.dmf.ddb/ddb_nd7m-m_reves_900mv_0c.dmf.ddb/ddb_nd7m-m_reves_900mv_100c.dmf.ddb/ddb_nd7m-m_reves_900mv_110c.dmf.ddb/ddb_nd7m-m_reves_900mv_125c.dmf.ddb/ddb_nd7m-m_reves_900mv_n40c.dmf.ddb/ddb_nd7m-m_revesa_850mv_0c.dmf.ddb/ddb_nd7m-m_revesa_850mv_100c.dmf.ddb/ddb_nd7m-m_revesa_850mv_110c.dmf.ddb/ddb_nd7m-m_revesa_850mv_125c.dmf.ddb/ddb_nd7m-m_revesa_850mv_n40c.dmf.ddb/ddb_nd7m-m_revesa_900mv_0c.dmf.ddb/ddb_nd7m-m_revesa_900mv_100c.dmf.ddb/ddb_nd7m-m_revesa_900mv_110c.dmf.ddb/ddb_nd7m-m_revesa_900mv_125c.dmf.ddb/ddb_nd7m-m_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-m_revprod_850mv_0c.dmf.ddb/ddb_nd7m-m_revprod_850mv_0c_fdi.ddb/ddb_nd7m-m_revprod_850mv_100c.dmf.ddb/ddb_nd7m-m_revprod_850mv_100c_fdi.ddb/ddb_nd7m-m_revprod_850mv_110c.dmf.ddb/ddb_nd7m-m_revprod_850mv_110c_fdi.ddb/ddb_nd7m-m_revprod_850mv_125c.dmf.ddb/ddb_nd7m-m_revprod_850mv_n40c.dmf.ddb/ddb_nd7m-m_revprod_850mv_n40c_fdi.ddb/ddb_nd7m-m_revprod_900mv_0c.dmf.ddb/ddb_nd7m-m_revprod_900mv_0c_fdi.ddb/ddb_nd7m-m_revprod_900mv_100c.dmf.ddb/ddb_nd7m-m_revprod_900mv_100c_fdi.ddb/ddb_nd7m-m_revprod_900mv_110c.dmf.ddb/ddb_nd7m-m_revprod_900mv_110c_fdi.ddb/ddb_nd7m-m_revprod_900mv_125c.dmf.ddb/ddb_nd7m-m_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-m_revprod_900mv_n40c_fdi.ddb/ddb_nd7m-ss_reva_900mv_0c.dmf.ddb/ddb_nd7m-ss_reva_900mv_100c.dmf.ddb/ddb_nd7m-ss_reva_900mv_110c.dmf.ddb/ddb_nd7m-ss_reva_900mv_125c.dmf.ddb/ddb_nd7m-ss_reva_900mv_n40c.dmf.ddb/ddb_nd7m-ss_revb_900mv_0c.dmf.ddb/ddb_nd7m-ss_revb_900mv_100c.dmf.ddb/ddb_nd7m-ss_revb_900mv_110c.dmf.ddb/ddb_nd7m-ss_revb_900mv_125c.dmf.ddb/ddb_nd7m-ss_revb_900mv_n40c.dmf.ddb/ddb_nd7m-ss_reves_900mv_0c.dmf.ddb/ddb_nd7m-ss_reves_900mv_100c.dmf.ddb/ddb_nd7m-ss_reves_900mv_110c.dmf.ddb/ddb_nd7m-ss_reves_900mv_125c.dmf.ddb/ddb_nd7m-ss_reves_900mv_n40c.dmf.ddb/ddb_nd7m-ss_revesa_900mv_0c.dmf.ddb/ddb_nd7m-ss_revesa_900mv_100c.dmf.ddb/ddb_nd7m-ss_revesa_900mv_110c.dmf.ddb/ddb_nd7m-ss_revesa_900mv_125c.dmf.ddb/ddb_nd7m-ss_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-ss_revprod_900mv_0c.dmf.ddb/ddb_nd7m-ss_revprod_900mv_100c.dmf.ddb/ddb_nd7m-ss_revprod_900mv_110c.dmf.ddb/ddb_nd7m-ss_revprod_900mv_125c.dmf.ddb/ddb_nd7m-ss_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-ssbin_reva_900mv_0c.dmf.ddb/ddb_nd7m-ssbin_reva_900mv_100c.dmf.ddb/ddb_nd7m-ssbin_reva_900mv_110c.dmf.ddb/ddb_nd7m-ssbin_reva_900mv_125c.dmf.ddb/ddb_nd7m-ssbin_reva_900mv_n40c.dmf.ddb/ddb_nd7m-ssbin_revb_900mv_0c.dmf.ddb/ddb_nd7m-ssbin_revb_900mv_100c.dmf.ddb/ddb_nd7m-ssbin_revb_900mv_110c.dmf.ddb/ddb_nd7m-ssbin_revb_900mv_125c.dmf.ddb/ddb_nd7m-ssbin_revb_900mv_n40c.dmf.ddb/ddb_nd7m-ssbin_reves_900mv_0c.dmf.ddb/ddb_nd7m-ssbin_reves_900mv_100c.dmf.ddb/ddb_nd7m-ssbin_reves_900mv_110c.dmf.ddb/ddb_nd7m-ssbin_reves_900mv_125c.dmf.ddb/ddb_nd7m-ssbin_reves_900mv_n40c.dmf.ddb/ddb_nd7m-ssbin_revesa_900mv_0c.dmf.ddb/ddb_nd7m-ssbin_revesa_900mv_100c.dmf.ddb/ddb_nd7m-ssbin_revesa_900mv_110c.dmf.ddb/ddb_nd7m-ssbin_revesa_900mv_125c.dmf.ddb/ddb_nd7m-ssbin_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-ssbin_revprod_900mv_0c.dmf.ddb/ddb_nd7m-ssbin_revprod_900mv_100c.dmf.ddb/ddb_nd7m-ssbin_revprod_900mv_110c.dmf.ddb/ddb_nd7m-ssbin_revprod_900mv_125c.dmf.ddb/ddb_nd7m-ssbin_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-ssscaled_reva_900mv_0c.dmf.ddb/ddb_nd7m-ssscaled_reva_900mv_100c.dmf.ddb/ddb_nd7m-ssscaled_reva_900mv_110c.dmf.ddb/ddb_nd7m-ssscaled_reva_900mv_125c.dmf.ddb/ddb_nd7m-ssscaled_reva_900mv_n40c.dmf.ddb/ddb_nd7m-ssscaled_revb_900mv_0c.dmf.ddb/ddb_nd7m-ssscaled_revb_900mv_100c.dmf.ddb/ddb_nd7m-ssscaled_revb_900mv_110c.dmf.ddb/ddb_nd7m-ssscaled_revb_900mv_125c.dmf.ddb/ddb_nd7m-ssscaled_revb_900mv_n40c.dmf.ddb/ddb_nd7m-ssscaled_reves_900mv_0c.dmf.ddb/ddb_nd7m-ssscaled_reves_900mv_100c.dmf.ddb/ddb_nd7m-ssscaled_reves_900mv_110c.dmf.ddb/ddb_nd7m-ssscaled_reves_900mv_125c.dmf.ddb/ddb_nd7m-ssscaled_reves_900mv_n40c.dmf.ddb/ddb_nd7m-ssscaled_revesa_900mv_0c.dmf.ddb/ddb_nd7m-ssscaled_revesa_900mv_100c.dmf.ddb/ddb_nd7m-ssscaled_revesa_900mv_110c.dmf.ddb/ddb_nd7m-ssscaled_revesa_900mv_125c.dmf.ddb/ddb_nd7m-ssscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-ssscaled_revprod_900mv_0c.dmf.ddb/ddb_nd7m-ssscaled_revprod_900mv_100c.dmf.ddb/ddb_nd7m-ssscaled_revprod_900mv_110c.dmf.ddb/ddb_nd7m-ssscaled_revprod_900mv_125c.dmf.ddb/ddb_nd7m-ssscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-tt_reva_800mv_0c.dmf.ddb/ddb_nd7m-tt_reva_800mv_100c.dmf.ddb/ddb_nd7m-tt_reva_800mv_110c.dmf.ddb/ddb_nd7m-tt_reva_800mv_125c.dmf.ddb/ddb_nd7m-tt_reva_800mv_n40c.dmf.ddb/ddb_nd7m-tt_reva_850mv_0c.dmf.ddb/ddb_nd7m-tt_reva_850mv_100c.dmf.ddb/ddb_nd7m-tt_reva_850mv_110c.dmf.ddb/ddb_nd7m-tt_reva_850mv_125c.dmf.ddb/ddb_nd7m-tt_reva_850mv_n40c.dmf.ddb/ddb_nd7m-tt_reva_900mv_0c.dmf.ddb/ddb_nd7m-tt_reva_900mv_100c.dmf.ddb/ddb_nd7m-tt_reva_900mv_110c.dmf.ddb/ddb_nd7m-tt_reva_900mv_125c.dmf.ddb/ddb_nd7m-tt_reva_900mv_n40c.dmf.ddb/ddb_nd7m-tt_reva_vid2_0c.dmf.ddb/ddb_nd7m-tt_reva_vid2_100c.dmf.ddb/ddb_nd7m-tt_reva_vid2_110c.dmf.ddb/ddb_nd7m-tt_reva_vid2_125c.dmf.ddb/ddb_nd7m-tt_reva_vid2_n40c.dmf.ddb/ddb_nd7m-tt_reva_vid3a_0c.dmf.ddb/ddb_nd7m-tt_reva_vid3a_100c.dmf.ddb/ddb_nd7m-tt_reva_vid3a_110c.dmf.ddb/ddb_nd7m-tt_reva_vid3a_125c.dmf.ddb/ddb_nd7m-tt_reva_vid3a_n40c.dmf.ddb/ddb_nd7m-tt_revb_800mv_0c.dmf.ddb/ddb_nd7m-tt_revb_800mv_100c.dmf.ddb/ddb_nd7m-tt_revb_800mv_110c.dmf.ddb/ddb_nd7m-tt_revb_800mv_125c.dmf.ddb/ddb_nd7m-tt_revb_800mv_n40c.dmf.ddb/ddb_nd7m-tt_revb_850mv_0c.dmf.ddb/ddb_nd7m-tt_revb_850mv_100c.dmf.ddb/ddb_nd7m-tt_revb_850mv_110c.dmf.ddb/ddb_nd7m-tt_revb_850mv_125c.dmf.ddb/ddb_nd7m-tt_revb_850mv_n40c.dmf.ddb/ddb_nd7m-tt_revb_900mv_0c.dmf.ddb/ddb_nd7m-tt_revb_900mv_100c.dmf.ddb/ddb_nd7m-tt_revb_900mv_110c.dmf.ddb/ddb_nd7m-tt_revb_900mv_125c.dmf.ddb/ddb_nd7m-tt_revb_900mv_n40c.dmf.ddb/ddb_nd7m-tt_revb_vid2_0c.dmf.ddb/ddb_nd7m-tt_revb_vid2_100c.dmf.ddb/ddb_nd7m-tt_revb_vid2_110c.dmf.ddb/ddb_nd7m-tt_revb_vid2_125c.dmf.ddb/ddb_nd7m-tt_revb_vid2_n40c.dmf.ddb/ddb_nd7m-tt_revb_vid3a_0c.dmf.ddb/ddb_nd7m-tt_revb_vid3a_100c.dmf.ddb/ddb_nd7m-tt_revb_vid3a_110c.dmf.ddb/ddb_nd7m-tt_revb_vid3a_125c.dmf.ddb/ddb_nd7m-tt_revb_vid3a_n40c.dmf.ddb/ddb_nd7m-tt_reves_800mv_0c.dmf.ddb/ddb_nd7m-tt_reves_800mv_100c.dmf.ddb/ddb_nd7m-tt_reves_800mv_110c.dmf.ddb/ddb_nd7m-tt_reves_800mv_125c.dmf.ddb/ddb_nd7m-tt_reves_800mv_n40c.dmf.ddb/ddb_nd7m-tt_reves_850mv_0c.dmf.ddb/ddb_nd7m-tt_reves_850mv_100c.dmf.ddb/ddb_nd7m-tt_reves_850mv_110c.dmf.ddb/ddb_nd7m-tt_reves_850mv_125c.dmf.ddb/ddb_nd7m-tt_reves_850mv_n40c.dmf.ddb/ddb_nd7m-tt_reves_900mv_0c.dmf.ddb/ddb_nd7m-tt_reves_900mv_100c.dmf.ddb/ddb_nd7m-tt_reves_900mv_110c.dmf.ddb/ddb_nd7m-tt_reves_900mv_125c.dmf.ddb/ddb_nd7m-tt_reves_900mv_n40c.dmf.ddb/ddb_nd7m-tt_reves_vid2_0c.dmf.ddb/ddb_nd7m-tt_reves_vid2_100c.dmf.ddb/ddb_nd7m-tt_reves_vid2_110c.dmf.ddb/ddb_nd7m-tt_reves_vid2_125c.dmf.ddb/ddb_nd7m-tt_reves_vid2_n40c.dmf.ddb/ddb_nd7m-tt_reves_vid3a_0c.dmf.ddb/ddb_nd7m-tt_reves_vid3a_100c.dmf.ddb/ddb_nd7m-tt_reves_vid3a_110c.dmf.ddb/ddb_nd7m-tt_reves_vid3a_125c.dmf.ddb/ddb_nd7m-tt_reves_vid3a_n40c.dmf.ddb/ddb_nd7m-tt_revesa_800mv_0c.dmf.ddb/ddb_nd7m-tt_revesa_800mv_100c.dmf.ddb/ddb_nd7m-tt_revesa_800mv_110c.dmf.ddb/ddb_nd7m-tt_revesa_800mv_125c.dmf.ddb/ddb_nd7m-tt_revesa_800mv_n40c.dmf.ddb/ddb_nd7m-tt_revesa_850mv_0c.dmf.ddb/ddb_nd7m-tt_revesa_850mv_100c.dmf.ddb/ddb_nd7m-tt_revesa_850mv_110c.dmf.ddb/ddb_nd7m-tt_revesa_850mv_125c.dmf.ddb/ddb_nd7m-tt_revesa_850mv_n40c.dmf.ddb/ddb_nd7m-tt_revesa_900mv_0c.dmf.ddb/ddb_nd7m-tt_revesa_900mv_100c.dmf.ddb/ddb_nd7m-tt_revesa_900mv_110c.dmf.ddb/ddb_nd7m-tt_revesa_900mv_125c.dmf.ddb/ddb_nd7m-tt_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-tt_revesa_vid2_0c.dmf.ddb/ddb_nd7m-tt_revesa_vid2_100c.dmf.ddb/ddb_nd7m-tt_revesa_vid2_110c.dmf.ddb/ddb_nd7m-tt_revesa_vid2_125c.dmf.ddb/ddb_nd7m-tt_revesa_vid2_n40c.dmf.ddb/ddb_nd7m-tt_revesa_vid3a_0c.dmf.ddb/ddb_nd7m-tt_revesa_vid3a_100c.dmf.ddb/ddb_nd7m-tt_revesa_vid3a_110c.dmf.ddb/ddb_nd7m-tt_revesa_vid3a_125c.dmf.ddb/ddb_nd7m-tt_revesa_vid3a_n40c.dmf.ddb/ddb_nd7m-tt_revprod_800mv_0c.dmf.ddb/ddb_nd7m-tt_revprod_800mv_100c.dmf.ddb/ddb_nd7m-tt_revprod_800mv_110c.dmf.ddb/ddb_nd7m-tt_revprod_800mv_125c.dmf.ddb/ddb_nd7m-tt_revprod_800mv_n40c.dmf.ddb/ddb_nd7m-tt_revprod_850mv_0c.dmf.ddb/ddb_nd7m-tt_revprod_850mv_100c.dmf.ddb/ddb_nd7m-tt_revprod_850mv_110c.dmf.ddb/ddb_nd7m-tt_revprod_850mv_125c.dmf.ddb/ddb_nd7m-tt_revprod_850mv_n40c.dmf.ddb/ddb_nd7m-tt_revprod_900mv_0c.dmf.ddb/ddb_nd7m-tt_revprod_900mv_100c.dmf.ddb/ddb_nd7m-tt_revprod_900mv_110c.dmf.ddb/ddb_nd7m-tt_revprod_900mv_125c.dmf.ddb/ddb_nd7m-tt_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-tt_revprod_vid2_0c.dmf.ddb/ddb_nd7m-tt_revprod_vid2_100c.dmf.ddb/ddb_nd7m-tt_revprod_vid2_110c.dmf.ddb/ddb_nd7m-tt_revprod_vid2_125c.dmf.ddb/ddb_nd7m-tt_revprod_vid2_n40c.dmf.ddb/ddb_nd7m-tt_revprod_vid3a_0c.dmf.ddb/ddb_nd7m-tt_revprod_vid3a_100c.dmf.ddb/ddb_nd7m-tt_revprod_vid3a_110c.dmf.ddb/ddb_nd7m-tt_revprod_vid3a_125c.dmf.ddb/ddb_nd7m-tt_revprod_vid3a_n40c.dmf.ddb/ddb_nd7m-ttbin_reva_800mv_0c.dmf.ddb/ddb_nd7m-ttbin_reva_800mv_100c.dmf.ddb/ddb_nd7m-ttbin_reva_800mv_110c.dmf.ddb/ddb_nd7m-ttbin_reva_800mv_125c.dmf.ddb/ddb_nd7m-ttbin_reva_800mv_n40c.dmf.ddb/ddb_nd7m-ttbin_reva_850mv_0c.dmf.ddb/ddb_nd7m-ttbin_reva_850mv_100c.dmf.ddb/ddb_nd7m-ttbin_reva_850mv_110c.dmf.ddb/ddb_nd7m-ttbin_reva_850mv_125c.dmf.ddb/ddb_nd7m-ttbin_reva_850mv_n40c.dmf.ddb/ddb_nd7m-ttbin_reva_900mv_0c.dmf.ddb/ddb_nd7m-ttbin_reva_900mv_100c.dmf.ddb/ddb_nd7m-ttbin_reva_900mv_110c.dmf.ddb/ddb_nd7m-ttbin_reva_900mv_125c.dmf.ddb/ddb_nd7m-ttbin_reva_900mv_n40c.dmf.ddb/ddb_nd7m-ttbin_reva_vid2_0c.dmf.ddb/ddb_nd7m-ttbin_reva_vid2_100c.dmf.ddb/ddb_nd7m-ttbin_reva_vid2_110c.dmf.ddb/ddb_nd7m-ttbin_reva_vid2_125c.dmf.ddb/ddb_nd7m-ttbin_reva_vid2_n40c.dmf.ddb/ddb_nd7m-ttbin_reva_vid3a_0c.dmf.ddb/ddb_nd7m-ttbin_reva_vid3a_100c.dmf.ddb/ddb_nd7m-ttbin_reva_vid3a_110c.dmf.ddb/ddb_nd7m-ttbin_reva_vid3a_125c.dmf.ddb/ddb_nd7m-ttbin_reva_vid3a_n40c.dmf.ddb/ddb_nd7m-ttbin_revb_800mv_0c.dmf.ddb/ddb_nd7m-ttbin_revb_800mv_100c.dmf.ddb/ddb_nd7m-ttbin_revb_800mv_110c.dmf.ddb/ddb_nd7m-ttbin_revb_800mv_125c.dmf.ddb/ddb_nd7m-ttbin_revb_800mv_n40c.dmf.ddb/ddb_nd7m-ttbin_revb_850mv_0c.dmf.ddb/ddb_nd7m-ttbin_revb_850mv_100c.dmf.ddb/ddb_nd7m-ttbin_revb_850mv_110c.dmf.ddb/ddb_nd7m-ttbin_revb_850mv_125c.dmf.ddb/ddb_nd7m-ttbin_revb_850mv_n40c.dmf.ddb/ddb_nd7m-ttbin_revb_900mv_0c.dmf.ddb/ddb_nd7m-ttbin_revb_900mv_100c.dmf.ddb/ddb_nd7m-ttbin_revb_900mv_110c.dmf.ddb/ddb_nd7m-ttbin_revb_900mv_125c.dmf.ddb/ddb_nd7m-ttbin_revb_900mv_n40c.dmf.ddb/ddb_nd7m-ttbin_revb_vid2_0c.dmf.ddb/ddb_nd7m-ttbin_revb_vid2_100c.dmf.ddb/ddb_nd7m-ttbin_revb_vid2_110c.dmf.ddb/ddb_nd7m-ttbin_revb_vid2_125c.dmf.ddb/ddb_nd7m-ttbin_revb_vid2_n40c.dmf.ddb/ddb_nd7m-ttbin_revb_vid3a_0c.dmf.ddb/ddb_nd7m-ttbin_revb_vid3a_100c.dmf.ddb/ddb_nd7m-ttbin_revb_vid3a_110c.dmf.ddb/ddb_nd7m-ttbin_revb_vid3a_125c.dmf.ddb/ddb_nd7m-ttbin_revb_vid3a_n40c.dmf.ddb/ddb_nd7m-ttbin_reves_800mv_0c.dmf.ddb/ddb_nd7m-ttbin_reves_800mv_100c.dmf.ddb/ddb_nd7m-ttbin_reves_800mv_110c.dmf.ddb/ddb_nd7m-ttbin_reves_800mv_125c.dmf.ddb/ddb_nd7m-ttbin_reves_800mv_n40c.dmf.ddb/ddb_nd7m-ttbin_reves_850mv_0c.dmf.ddb/ddb_nd7m-ttbin_reves_850mv_100c.dmf.ddb/ddb_nd7m-ttbin_reves_850mv_110c.dmf.ddb/ddb_nd7m-ttbin_reves_850mv_125c.dmf.ddb/ddb_nd7m-ttbin_reves_850mv_n40c.dmf.ddb/ddb_nd7m-ttbin_reves_900mv_0c.dmf.ddb/ddb_nd7m-ttbin_reves_900mv_100c.dmf.ddb/ddb_nd7m-ttbin_reves_900mv_110c.dmf.ddb/ddb_nd7m-ttbin_reves_900mv_125c.dmf.ddb/ddb_nd7m-ttbin_reves_900mv_n40c.dmf.ddb/ddb_nd7m-ttbin_reves_vid2_0c.dmf.ddb/ddb_nd7m-ttbin_reves_vid2_100c.dmf.ddb/ddb_nd7m-ttbin_reves_vid2_110c.dmf.ddb/ddb_nd7m-ttbin_reves_vid2_125c.dmf.ddb/ddb_nd7m-ttbin_reves_vid2_n40c.dmf.ddb/ddb_nd7m-ttbin_reves_vid3a_0c.dmf.ddb/ddb_nd7m-ttbin_reves_vid3a_100c.dmf.ddb/ddb_nd7m-ttbin_reves_vid3a_110c.dmf.ddb/ddb_nd7m-ttbin_reves_vid3a_125c.dmf.ddb/ddb_nd7m-ttbin_reves_vid3a_n40c.dmf.ddb/ddb_nd7m-ttbin_revesa_800mv_0c.dmf.ddb/ddb_nd7m-ttbin_revesa_800mv_100c.dmf.ddb/ddb_nd7m-ttbin_revesa_800mv_110c.dmf.ddb/ddb_nd7m-ttbin_revesa_800mv_125c.dmf.ddb/ddb_nd7m-ttbin_revesa_800mv_n40c.dmf.ddb/ddb_nd7m-ttbin_revesa_850mv_0c.dmf.ddb/ddb_nd7m-ttbin_revesa_850mv_100c.dmf.ddb/ddb_nd7m-ttbin_revesa_850mv_110c.dmf.ddb/ddb_nd7m-ttbin_revesa_850mv_125c.dmf.ddb/ddb_nd7m-ttbin_revesa_850mv_n40c.dmf.ddb/ddb_nd7m-ttbin_revesa_900mv_0c.dmf.ddb/ddb_nd7m-ttbin_revesa_900mv_100c.dmf.ddb/ddb_nd7m-ttbin_revesa_900mv_110c.dmf.ddb/ddb_nd7m-ttbin_revesa_900mv_125c.dmf.ddb/ddb_nd7m-ttbin_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-ttbin_revesa_vid2_0c.dmf.ddb/ddb_nd7m-ttbin_revesa_vid2_100c.dmf.ddb/ddb_nd7m-ttbin_revesa_vid2_110c.dmf.ddb/ddb_nd7m-ttbin_revesa_vid2_125c.dmf.ddb/ddb_nd7m-ttbin_revesa_vid2_n40c.dmf.ddb/ddb_nd7m-ttbin_revesa_vid3a_0c.dmf.ddb/ddb_nd7m-ttbin_revesa_vid3a_100c.dmf.ddb/ddb_nd7m-ttbin_revesa_vid3a_110c.dmf.ddb/ddb_nd7m-ttbin_revesa_vid3a_125c.dmf.ddb/ddb_nd7m-ttbin_revesa_vid3a_n40c.dmf.ddb/ddb_nd7m-ttbin_revprod_800mv_0c.dmf.ddb/ddb_nd7m-ttbin_revprod_800mv_100c.dmf.ddb/ddb_nd7m-ttbin_revprod_800mv_110c.dmf.ddb/ddb_nd7m-ttbin_revprod_800mv_125c.dmf.ddb/ddb_nd7m-ttbin_revprod_800mv_n40c.dmf.ddb/ddb_nd7m-ttbin_revprod_850mv_0c.dmf.ddb/ddb_nd7m-ttbin_revprod_850mv_100c.dmf.ddb/ddb_nd7m-ttbin_revprod_850mv_110c.dmf.ddb/ddb_nd7m-ttbin_revprod_850mv_125c.dmf.ddb/ddb_nd7m-ttbin_revprod_850mv_n40c.dmf.ddb/ddb_nd7m-ttbin_revprod_900mv_0c.dmf.ddb/ddb_nd7m-ttbin_revprod_900mv_100c.dmf.ddb/ddb_nd7m-ttbin_revprod_900mv_110c.dmf.ddb/ddb_nd7m-ttbin_revprod_900mv_125c.dmf.ddb/ddb_nd7m-ttbin_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-ttbin_revprod_vid2_0c.dmf.ddb/ddb_nd7m-ttbin_revprod_vid2_100c.dmf.ddb/ddb_nd7m-ttbin_revprod_vid2_110c.dmf.ddb/ddb_nd7m-ttbin_revprod_vid2_125c.dmf.ddb/ddb_nd7m-ttbin_revprod_vid2_n40c.dmf.ddb/ddb_nd7m-ttbin_revprod_vid3a_0c.dmf.ddb/ddb_nd7m-ttbin_revprod_vid3a_100c.dmf.ddb/ddb_nd7m-ttbin_revprod_vid3a_110c.dmf.ddb/ddb_nd7m-ttbin_revprod_vid3a_125c.dmf.ddb/ddb_nd7m-ttbin_revprod_vid3a_n40c.dmf.ddb/ddb_nd7m-ttscaled_reva_800mv_0c.dmf.ddb/ddb_nd7m-ttscaled_reva_800mv_100c.dmf.ddb/ddb_nd7m-ttscaled_reva_800mv_110c.dmf.ddb/ddb_nd7m-ttscaled_reva_800mv_125c.dmf.ddb/ddb_nd7m-ttscaled_reva_800mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_reva_850mv_0c.dmf.ddb/ddb_nd7m-ttscaled_reva_850mv_100c.dmf.ddb/ddb_nd7m-ttscaled_reva_850mv_110c.dmf.ddb/ddb_nd7m-ttscaled_reva_850mv_125c.dmf.ddb/ddb_nd7m-ttscaled_reva_850mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_reva_900mv_0c.dmf.ddb/ddb_nd7m-ttscaled_reva_900mv_100c.dmf.ddb/ddb_nd7m-ttscaled_reva_900mv_110c.dmf.ddb/ddb_nd7m-ttscaled_reva_900mv_125c.dmf.ddb/ddb_nd7m-ttscaled_reva_900mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_reva_vid2_0c.dmf.ddb/ddb_nd7m-ttscaled_reva_vid2_100c.dmf.ddb/ddb_nd7m-ttscaled_reva_vid2_110c.dmf.ddb/ddb_nd7m-ttscaled_reva_vid2_125c.dmf.ddb/ddb_nd7m-ttscaled_reva_vid2_n40c.dmf.ddb/ddb_nd7m-ttscaled_reva_vid3a_0c.dmf.ddb/ddb_nd7m-ttscaled_reva_vid3a_100c.dmf.ddb/ddb_nd7m-ttscaled_reva_vid3a_110c.dmf.ddb/ddb_nd7m-ttscaled_reva_vid3a_125c.dmf.ddb/ddb_nd7m-ttscaled_reva_vid3a_n40c.dmf.ddb/ddb_nd7m-ttscaled_revb_800mv_0c.dmf.ddb/ddb_nd7m-ttscaled_revb_800mv_100c.dmf.ddb/ddb_nd7m-ttscaled_revb_800mv_110c.dmf.ddb/ddb_nd7m-ttscaled_revb_800mv_125c.dmf.ddb/ddb_nd7m-ttscaled_revb_800mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_revb_850mv_0c.dmf.ddb/ddb_nd7m-ttscaled_revb_850mv_100c.dmf.ddb/ddb_nd7m-ttscaled_revb_850mv_110c.dmf.ddb/ddb_nd7m-ttscaled_revb_850mv_125c.dmf.ddb/ddb_nd7m-ttscaled_revb_850mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_revb_900mv_0c.dmf.ddb/ddb_nd7m-ttscaled_revb_900mv_100c.dmf.ddb/ddb_nd7m-ttscaled_revb_900mv_110c.dmf.ddb/ddb_nd7m-ttscaled_revb_900mv_125c.dmf.ddb/ddb_nd7m-ttscaled_revb_900mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_revb_vid2_0c.dmf.ddb/ddb_nd7m-ttscaled_revb_vid2_100c.dmf.ddb/ddb_nd7m-ttscaled_revb_vid2_110c.dmf.ddb/ddb_nd7m-ttscaled_revb_vid2_125c.dmf.ddb/ddb_nd7m-ttscaled_revb_vid2_n40c.dmf.ddb/ddb_nd7m-ttscaled_revb_vid3a_0c.dmf.ddb/ddb_nd7m-ttscaled_revb_vid3a_100c.dmf.ddb/ddb_nd7m-ttscaled_revb_vid3a_110c.dmf.ddb/ddb_nd7m-ttscaled_revb_vid3a_125c.dmf.ddb/ddb_nd7m-ttscaled_revb_vid3a_n40c.dmf.ddb/ddb_nd7m-ttscaled_reves_800mv_0c.dmf.ddb/ddb_nd7m-ttscaled_reves_800mv_100c.dmf.ddb/ddb_nd7m-ttscaled_reves_800mv_110c.dmf.ddb/ddb_nd7m-ttscaled_reves_800mv_125c.dmf.ddb/ddb_nd7m-ttscaled_reves_800mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_reves_850mv_0c.dmf.ddb/ddb_nd7m-ttscaled_reves_850mv_100c.dmf.ddb/ddb_nd7m-ttscaled_reves_850mv_110c.dmf.ddb/ddb_nd7m-ttscaled_reves_850mv_125c.dmf.ddb/ddb_nd7m-ttscaled_reves_850mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_reves_900mv_0c.dmf.ddb/ddb_nd7m-ttscaled_reves_900mv_100c.dmf.ddb/ddb_nd7m-ttscaled_reves_900mv_110c.dmf.ddb/ddb_nd7m-ttscaled_reves_900mv_125c.dmf.ddb/ddb_nd7m-ttscaled_reves_900mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_reves_vid2_0c.dmf.ddb/ddb_nd7m-ttscaled_reves_vid2_100c.dmf.ddb/ddb_nd7m-ttscaled_reves_vid2_110c.dmf.ddb/ddb_nd7m-ttscaled_reves_vid2_125c.dmf.ddb/ddb_nd7m-ttscaled_reves_vid2_n40c.dmf.ddb/ddb_nd7m-ttscaled_reves_vid3a_0c.dmf.ddb/ddb_nd7m-ttscaled_reves_vid3a_100c.dmf.ddb/ddb_nd7m-ttscaled_reves_vid3a_110c.dmf.ddb/ddb_nd7m-ttscaled_reves_vid3a_125c.dmf.ddb/ddb_nd7m-ttscaled_reves_vid3a_n40c.dmf.ddb/ddb_nd7m-ttscaled_revesa_800mv_0c.dmf.ddb/ddb_nd7m-ttscaled_revesa_800mv_100c.dmf.ddb/ddb_nd7m-ttscaled_revesa_800mv_110c.dmf.ddb/ddb_nd7m-ttscaled_revesa_800mv_125c.dmf.ddb/ddb_nd7m-ttscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_revesa_850mv_0c.dmf.ddb/ddb_nd7m-ttscaled_revesa_850mv_100c.dmf.ddb/ddb_nd7m-ttscaled_revesa_850mv_110c.dmf.ddb/ddb_nd7m-ttscaled_revesa_850mv_125c.dmf.ddb/ddb_nd7m-ttscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_revesa_900mv_0c.dmf.ddb/ddb_nd7m-ttscaled_revesa_900mv_100c.dmf.ddb/ddb_nd7m-ttscaled_revesa_900mv_110c.dmf.ddb/ddb_nd7m-ttscaled_revesa_900mv_125c.dmf.ddb/ddb_nd7m-ttscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_revesa_vid2_0c.dmf.ddb/ddb_nd7m-ttscaled_revesa_vid2_100c.dmf.ddb/ddb_nd7m-ttscaled_revesa_vid2_110c.dmf.ddb/ddb_nd7m-ttscaled_revesa_vid2_125c.dmf.ddb/ddb_nd7m-ttscaled_revesa_vid2_n40c.dmf.ddb/ddb_nd7m-ttscaled_revesa_vid3a_0c.dmf.ddb/ddb_nd7m-ttscaled_revesa_vid3a_100c.dmf.ddb/ddb_nd7m-ttscaled_revesa_vid3a_110c.dmf.ddb/ddb_nd7m-ttscaled_revesa_vid3a_125c.dmf.ddb/ddb_nd7m-ttscaled_revesa_vid3a_n40c.dmf.ddb/ddb_nd7m-ttscaled_revprod_800mv_0c.dmf.ddb/ddb_nd7m-ttscaled_revprod_800mv_100c.dmf.ddb/ddb_nd7m-ttscaled_revprod_800mv_110c.dmf.ddb/ddb_nd7m-ttscaled_revprod_800mv_125c.dmf.ddb/ddb_nd7m-ttscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_revprod_850mv_0c.dmf.ddb/ddb_nd7m-ttscaled_revprod_850mv_100c.dmf.ddb/ddb_nd7m-ttscaled_revprod_850mv_110c.dmf.ddb/ddb_nd7m-ttscaled_revprod_850mv_125c.dmf.ddb/ddb_nd7m-ttscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_revprod_900mv_0c.dmf.ddb/ddb_nd7m-ttscaled_revprod_900mv_100c.dmf.ddb/ddb_nd7m-ttscaled_revprod_900mv_110c.dmf.ddb/ddb_nd7m-ttscaled_revprod_900mv_125c.dmf.ddb/ddb_nd7m-ttscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd7m-ttscaled_revprod_vid2_0c.dmf.ddb/ddb_nd7m-ttscaled_revprod_vid2_100c.dmf.ddb/ddb_nd7m-ttscaled_revprod_vid2_110c.dmf.ddb/ddb_nd7m-ttscaled_revprod_vid2_125c.dmf.ddb/ddb_nd7m-ttscaled_revprod_vid2_n40c.dmf.ddb/ddb_nd7m-ttscaled_revprod_vid3a_0c.dmf.ddb/ddb_nd7m-ttscaled_revprod_vid3a_100c.dmf.ddb/ddb_nd7m-ttscaled_revprod_vid3a_110c.dmf.ddb/ddb_nd7m-ttscaled_revprod_vid3a_125c.dmf.ddb/ddb_nd7m-ttscaled_revprod_vid3a_n40c.dmf.ddb/ddb_nd7m.translate.pb/ddb_nd7m_ares.ddb/ddb_nd7m_asmm.ddb/ddb_nd7m_bcm_asm_data.ddb/ddb_nd7m_bcm_device.ddb/ddb_nd7m_bcm_floorplan.ddb/ddb_nd7m_bcm_powerdown.ddb/ddb_nd7m_clock_util.bdb/ddb_nd7m_constra.ddb/ddb_nd7m_constra_ttk.ddb/ddb_nd7m_crosstalk_uisf_crosstalk.ddb/ddb_nd7m_die_comb.ddb/ddb_nd7m_dspf_route_info_manager_chain.ddb/ddb_nd7m_dspf_route_info_manager_clkredct.ddb/ddb_nd7m_dspf_route_info_manager_clocks.ddb/ddb_nd7m_dspf_route_info_manager_crete.ddb/ddb_nd7m_dspf_route_info_manager_red_tax.ddb/ddb_nd7m_dspf_route_info_manager_redundancy.ddb/ddb_nd7m_dspf_route_info_manager_redundancy_print.ddb/ddb_nd7m_dspf_route_info_manager_ufict.ddb/ddb_nd7m_dspf_route_info_manager_xtalk.ddb/ddb_nd7m_dspf_routing_models_common.mdb/ddb_nd7m_dspf_routing_models_prcf.mdb/ddb_nd7m_dspf_routing_models_prcs.mdb/ddb_nd7m_dspf_routing_models_tttt.mdb/ddb_nd7m_gid_database.ddb/ddb_nd7m_h_gx_left_hdr.ddb/ddb_nd7m_h_gx_left_pad.ddb/ddb_nd7m_h_gx_leftfbga12138a_pkg.ddb/ddb_nd7m_h_gx_right_hdr.ddb/ddb_nd7m_h_gx_right_pad.ddb/ddb_nd7m_h_gx_rightfbga12138a_pkg.ddb/ddb_nd7m_hdr.ddb/ddb_nd7m_info_counts.ddb/ddb_nd7m_pad.ddb/ddb_nd7m_place.ddb/ddb_nd7m_routing.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chain_common.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_ff_spd_0_bin1_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_ff_spd_100_bin1_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_tt_spd_0_bin1_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin1_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_ff_spd_0_bin1_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_ff_spd_100_bin1_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_tt_spd_0_bin1_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin1_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clkredct_common.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_clocks_common.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_crete_common.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_ff_hold_125_bin2s_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_ff_hold_m40_bin2s_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_ff_m40.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_ff_spd_0_bin1_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_ff_spd_100_bin1_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_ff_spd_0_bin1_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_ff_spd_100_bin1_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_tt_spd_0_bin1_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin1_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_red_tax.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_red_tax_common.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_redundancy_common.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_ss_m40.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_ss_spd_0_bin2v_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_ss_spd_0_bin3v_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_ss_spd_100_bin2v_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_ss_spd_100_bin3v_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_tblp.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_tt_spd_0_bin1_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_tt_spd_100_bin1_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_tt_spd_100_bin2s_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_tt_spd_100_bin3ll_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_tt_spd_m40_bin2s_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_tt_spd_m40_bin3ll_unscaled.ddb/ddb_nd7m_timing_routing_delays_physrep_delays_xtalk_common.ddb/ddb_nd7mfbga12138a_pkg.ddb/ddb_u2b2_generic_hipi_util_sql.db/ddb_u2b2_generic_lab_utils_sql.db/msf_meta.pb/nd7m_fbga_12138_a_uidb.json/nd7m_h_gx_left_fbga_12138_a_uidb.json/nd7m_h_gx_right_fbga_12138_a_uidb.json/pmsf_meta.pb/sof_meta.pb

filetypes:
[cell repeats an earlier one in this file: 1251 characters]


