# filelist

filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/aldec/src_hdl

filenames:
[cell repeats an earlier one in this file: 399 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/mentor/altera_pcie_cfgbp_ed/verilog

filenames:
[cell repeats an earlier one in this file: 179 characters]


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/altera_pcie_s10_writedatamover

filenames:
[cell repeats an earlier one in this file: 520 characters]


filenames: altera_epcq_controller2.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/altera_epcq_controller2/HAL/inc


filenames: alt_e100_sys_pll_sv_100_0002.qip/alt_e100_sys_pll_sv_100_0002.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/example/common/alt_e100_sys_pll_sv_100/alt_e100_sys_pll_sv_100


filenames: altera_avalon_mm_bridge.v.terp/altera_avalon_mm_bridge_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/merlin/altera_avalon_mm_bridge


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_generic_step_count


filenames: altera_avalon_interrupt_source_vhdl.vhd/altera_avalon_interrupt_source_vhdl_pkg.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/verification/altera_avalon_interrupt_source_vhdl


filenames: fifo_inc.tcl/fifo_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/hwtesting/system_console/fifo


filenames: crc24b_wdth.v/fifo_crc_cfg.v/ldpc5g_crc_dec.sv/ldpc5g_crc_dec_top.sv
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpcv_5g/src/synopsys/rtl/ldpcCd


filenames: cm_rule_pcie_pipe.tcl/cm_rule_pcie_pipe_export_interface.tcl/cm_rule_pcie_pipe_tb.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_common_design_example_rules/cm_rule_pcie_pipe


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_voltage_sensor/sample_store/aldec

filenames:
[cell repeats an earlier one in this file: 126 characters]


filenames: det_lat/efifo/ls_pcs
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/cpriphy/alt_cpriphy_c3/cadence/rtl


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation

filenames:
[cell repeats an earlier one in this file: 141 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/synopsys


filetypes: fffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_hip_256_avmm/rtl

filenames:
[cell repeats an earlier one in this file: 560 characters]


filenames: altera_eth_10g_design_example_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/altera_eth_10g_design_example/source


filenames: mgc
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/mentor_vip_ae/common/linux_x86_64/mgls/etc/cust


filenames: common_gui.properties/intel_oct.sv/intel_oct_hw.tcl/intel_oct_um_fsm.sv/mentor/migration_map.csv
filetypes: ffffdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_oct/intel_oct_core10


filenames: alt_vip_dil_weave_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_weave_scheduler/aldec/src_hdl


filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/MAC/mentor/adapters

filenames:
[cell repeats an earlier one in this file: 125 characters]


filenames: alt_vip_tpg_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/mentor/src_hdl


filenames: altera_avalon_uart_lwhal.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_uart/LWHAL/inc


filenames: tod_inc.tcl/tod_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/hwtesting/system_console/tod


filenames: Makefile.txt/ifc_pci_uio.c/ifc_pci_uio.h
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/software/kernel/driver/kmod


filenames: intel_fpga_anti_tamper_lite.sv/intel_fpga_anti_tamper_lite_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/intel_fpga_anti_tamper_lite


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio/src/aldec/physical

filenames:
[cell repeats an earlier one in this file: 227 characters]


filenames: External_Bus_to_Avalon_Bridge.pdf
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/bridges/altera_up_external_bus_to_avalon_bridge/doc


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_a10_ed/pio_ed

filenames:
[cell repeats an earlier one in this file: 262 characters]


filenames: alt_vip_cts_hw.tcl/src_hdl
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/control_synchronizer


filetypes: fffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/src/hdmi_2.x/common/cadence

filenames:
[cell repeats an earlier one in this file: 283 characters]


filenames: rcfg_pll_sw.sv.terp/rcfg_refclk_sw.sv.terp/rcfg_sdi_cdr.sv.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sdi_ii/sdi_ii_example_design/common/rtl/reconfig


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_tbed/mentor/verilog

filenames:
[cell repeats an earlier one in this file: 127 characters]


filenames: hslx
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3_fm/rtl/alt_ehipc3_fm_lib


filenames: aldec/altera_eth_tse_mac.sdc/altera_eth_tse_mac.v/altera_eth_tse_mac_hw.tcl/cadence/mentor/synopsys
filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac


filenames: alt_vip_cl_2dfir_hw.tcl/alt_vip_cl_2dfir_sw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_2dfir


filetypes: fffffffffffffffffffffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_fft_ii/cadence/src/rtl/lib/mr42

filenames:
[cell repeats an earlier one in this file: 849 characters]


filenames: altera_up_avalon_to_external_bus_bridge.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/hdl


filenames: alt_lib/icd/icd_lib
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_hhp_qseq/rtl


filetypes: fffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_dp/src/mentor/bitec_dp/common

filenames:
[cell repeats an earlier one in this file: 511 characters]


filenames: x1/x2/x4
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio/src/altera_rapidio_xcvr_phy_ip/xcvr_rst_ctl


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hbm/ip_axi_ufi_adapter/cadence/rtl

filenames:
[cell repeats an earlier one in this file: 176 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3/aldec/example_project/common/alt_ehipc3_sl_traffic_controller

filenames:
[cell repeats an earlier one in this file: 203 characters]


filetypes: dffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_phyip_terminator

filenames:
[cell repeats an earlier one in this file: 102 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/UMTS/aldec/src/rtl/encoder

filenames:
[cell repeats an earlier one in this file: 283 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/cadence/hip_intf

filenames:
[cell repeats an earlier one in this file: 102 characters]


filenames: apn_fftfp_dft4_hdfp.vhd/apn_fftfp_fft4_hdfp.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_fft_ii/synopsys/src/rtl/lib/mr42/hdfp


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/mentor


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_adv_seu_detection/mentor

filenames:
[cell repeats an earlier one in this file: 171 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/UMTS/cadence/src/rtl/decoder

filenames:
[cell repeats an earlier one in this file: 125 characters]


filetypes: ddddddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/ptile/common/rtl/whr_adapters

filenames:
  adapter_128s_to_256e/adapter_256s_to_512s_dual_clock/adapter_common/adapter_gen4x8/adapter_gen4x8_avmm/adapter_single_segment/ptile_pcie_adapter_avst_wrapper.sv


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_nco_ii/synopsys/lib

filenames:
[cell repeats an earlier one in this file: 1736 characters]

filetypes:
[cell repeats an earlier one in this file: 115 characters]


filenames: altera_avalon_st_channel_stripper_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sld/trace/core/altera_avalon_st_channel_stripper


filenames: altera_avalon_lan91c111.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_lan91c111/HAL/inc


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_valid_timestamp_detector

filenames:
[cell repeats an earlier one in this file: 150 characters]


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/src_hdl

filenames:
[cell repeats an earlier one in this file: 417 characters]


filenames: alt_e40_sys_pll_sv_0002.qip/alt_e40_sys_pll_sv_0002.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/example/common/alt_e40_sys_pll_sv/alt_e40_sys_pll_sv


filenames: altera_rapidio_concentrator.v/tl_large/tl_small
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio/src/aldec/logical/maintenance


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/MAC/mentor/adapters/altera_eth_xgmii_width_adaptor

filenames:
[cell repeats an earlier one in this file: 200 characters]


filenames: aldec/alt_vip_dil_scheduler_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_scheduler


filenames: avlst_sink_freeze_bridge/avlst_source_freeze_bridge/top
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pr_freeze_bridge/avlst


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/25g/mentor/rtl/efc

filenames:
[cell repeats an earlier one in this file: 100 characters]


filetypes: dffdddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_voltage_sensor/control

filenames:
[cell repeats an earlier one in this file: 158 characters]


filenames: parameter.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/hwtesting/system_console/test_parameter


filenames: altera_mailbox_avalonst_fifo.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/lib/altera_mailbox_avalonst_fifo


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/del_calc

filenames:
[cell repeats an earlier one in this file: 150 characters]


filetypes: ffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_avmm/cadence

filenames:
[cell repeats an earlier one in this file: 141 characters]


filetypes: fffffffdfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII

filenames:
[cell repeats an earlier one in this file: 205 characters]


filetypes: dfffffffffffdffffffffffffffdfffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/common

filenames:
[cell repeats an earlier one in this file: 696 characters]


filenames: launch_altera_xcvr_debug_tools.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/alt_xcvr_tcl_packages/system_console/debug_tools


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550_kr/synopsys/rtl

filenames:
[cell repeats an earlier one in this file: 460 characters]


filenames: ctc_dec_testbench.sv.terp/ctc_enc_testbench.sv.terp
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/LTE/src/testbench


filenames: altera_oct_driver.sv/altera_oct_driver_hw.tcl/common_gui.properties/mentor
filetypes: fffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_oct/altera_oct_driver


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/aldec


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cps_alg_core/aldec/src_hdl

filenames:
[cell repeats an earlier one in this file: 118 characters]


filetypes: ffffffffffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_cic_ii/aldec/src/rtl

filenames:
[cell repeats an earlier one in this file: 392 characters]


filetypes: fffffddfdffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC/hardware_test_design/common

filenames:
  alt_aeuex_user_mode_det.v/alt_ehipc3_pipeline_base.v/alt_ehipc3_sl_avmm_if.v/alt_ehipc3_sl_avmm_interconnect.v/alt_ehipc3_sl_pio_avmm_if.v/alt_ehipc3_sl_traffic_controller/alt_ehipc3_xgmii/clock_crosser.v/cpriphy_soft/dr_std_synchronizer.v/dr_std_synchronizer_bundle.v/efifo/frequency_checker.v/pattern_gen.v/pattern_ver.v/resync.sv


filenames: altera_wufi_ufi_adapter.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hbm/ip_wufi_ufi_adapter/mentor/rtl


filenames: alt_aeu_clks_100.v/alt_aeu_fifo_depth_100.v/alt_aeu_ptp_rx_100.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/aldec/rtl/eth


filenames: parameter.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/hwtesting/system_console/test_parameter


filenames: altera_eth_lane_encoder_2_5g.sv/altera_eth_lane_encoder_2_5g_dfa.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_encoder_2_5g/synopsys


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/alt_ntrlkn_4l_6g/synopsys

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/cadence


filenames: alt_vip_warp_line_store.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_warp_line_store/cadence/src_hdl


filenames: alt_vip_common_edge_detect_chain.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_edge_detect_chain/src_hdl


filenames: aldec/altera_jesd204_mixed_width_dcfifo.v/altera_jesd204_pcfifo.v/cadence/mentor/synopsys
filetypes: dffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_jesd204/src/lib/pcfifo


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc2/mentor/rtl/rst_ctrl

filenames:
[cell repeats an earlier one in this file: 125 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/quartus/common/devinfo/14nm/nd5u/bcm2bits_db

filenames:
  b1000a_flatten_db.bcm.xml/cc_clksw_mux_f_bf_flatten_db.bcm.xml/cc_clksw_mux_z_bf_flatten_db.bcm.xml/cc_dcm_hssi_c2p_bf_flatten_db.bcm.xml/cc_dcm_hssi_ch0_mux_bf_flatten_db.bcm.xml/cc_dcm_hssi_ch1_mux_bf_flatten_db.bcm.xml/cc_dcm_hssi_ch2_mux_bf_flatten_db.bcm.xml/cc_dcm_hssi_ch3_mux_bf_flatten_db.bcm.xml/cc_dcm_hssi_ch4_mux_bf_flatten_db.bcm.xml/cc_dcm_hssi_ch5_mux_bf_flatten_db.bcm.xml/cc_dcm_hssi_p2c_bf_flatten_db.bcm.xml/cc_dcm_io_c2p_bf_flatten_db.bcm.xml/cc_dcm_io_p2c_bf_flatten_db.bcm.xml/cc_hseam_cs_f_bf_flatten_db.bcm.xml/cc_tap_cs_bf_flatten_db.bcm.xml/cc_ts_base_bf_flatten_db.bcm.xml/cc_ts_base_red_bf_flatten_db.bcm.xml/cc_vseam_f_redt_bf_flatten_db.bcm.xml/cc_vseam_tap_f_bf_flatten_db.bcm.xml/cc_vseam_z_redt_bf_flatten_db.bcm.xml/dspsub_flatten_db.bcm.xml/io48tilelvds_0_flatten_db.bcm.xml/io48tilelvds_10_flatten_db.bcm.xml/io48tilelvds_11_flatten_db.bcm.xml/io48tilelvds_1_flatten_db.bcm.xml/io48tilelvds_2_flatten_db.bcm.xml/io48tilelvds_3_flatten_db.bcm.xml/io48tilelvds_4_flatten_db.bcm.xml/io48tilelvds_5_flatten_db.bcm.xml/io48tilelvds_6_flatten_db.bcm.xml/io48tilelvds_7_flatten_db.bcm.xml/io48tilelvds_8_flatten_db.bcm.xml/io48tilelvds_9_flatten_db.bcm.xml/la_lab_flatten_db.bcm.xml/la_mlab_flatten_db.bcm.xml/lsm_top_bf_flatten_db.bcm.xml/maib_ss_lib_flatten_db.bcm.xml/mmdigi_m20k_flatten_db.bcm.xml/rd_redl_bf_flatten_db.bcm.xml/rd_redr_bf_flatten_db.bcm.xml/rd_redtl_bf_flatten_db.bcm.xml/rt_dspl_base_flatten_db.bcm.xml/rt_hiol_base_flatten_db.bcm.xml/rt_hior_base_flatten_db.bcm.xml/rt_lab_base_flatten_db.bcm.xml/rt_m20k_dspr_base_flatten_db.bcm.xml/rt_mpt_sdm_base_flatten_db.bcm.xml/rt_mptol_base_flatten_db.bcm.xml/rt_mptol_crc_base_flatten_db.bcm.xml/rt_mptor_base_flatten_db.bcm.xml/rt_mptpr_base_flatten_db.bcm.xml/soc_mpfe_flatten_db.bcm.xml/soc_pss_flatten_db.bcm.xml/soc_sdm_flatten_db.bcm.xml/vr_leaf_ctrl_c_bf_flatten_db.bcm.xml/vseam_f_redb_w_flatten_db.bcm.xml/vseam_z_redb_w_flatten_db.bcm.xml/z1501a_flatten_db.bcm.xml/z1501b_flatten_db.bcm.xml/z1545a_flatten_db.bcm.xml/z1565a_flatten_db.bcm.xml/z1599_flatten_db.bcm.xml/z8889a_flatten_db.bcm.xml


filenames: alt_vip_message_width_adapt.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_width_adapt/aldec/src_hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc2/cadence/rtl/rst_ctrl

filenames:
[cell repeats an earlier one in this file: 125 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/dec/altera_ldpc_wifi_msa/aldec

filenames:
[cell repeats an earlier one in this file: 113 characters]


filenames: altpcie_av_hip_avmm_hwtcl.v/avalon_lite/avalon_mm_128/avalon_stif
filetypes: fddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_av_hip_avmm/mentor


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_qdrii_controller

filenames:
[cell repeats an earlier one in this file: 2145 characters]


filenames: cadence/mentor/models/synopsys/xcelium
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/simulation/ed_sim


filetypes: ffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/verification/altera_avalon_st_monitor_bfm

filenames:
[cell repeats an earlier one in this file: 223 characters]


filenames: aldec/alt_vip_crs_h_down_core_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_down_core


filenames: run_ncsim.sh/run_vcs.sh/run_vcsmx.sh/run_vsim.do/run_xcelium.sh
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e100s10/example_testbench


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core/mentor


filetypes: ffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_rldramii_phy_core

filenames:
[cell repeats an earlier one in this file: 171 characters]


filenames: alt_vip_cl_cvo.qprs/alt_vip_cl_cvo_hw.tcl/alt_vip_cl_cvo_sw.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_cvo


filenames: alt_e40_tx_top_siv.qpf/alt_e40_tx_top_siv.qsf/alt_e40_tx_top_siv.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/example/alt_e40_tx_top_siv


filenames: alt_e40_phy_pma_a10.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/phy/pma_a10


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_sdi_alg_core/aldec


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/seriallite_iii/src/synopsys/source

filenames:
[cell repeats an earlier one in this file: 217 characters]


filenames: data_sink_regs.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_data_sink/inc


filenames: intel_avst_dual_clock_fifo_reset_modified_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/lib/intel_avst_dual_clock_fifo_reset_modified


filenames: alt_vip_dil_algorithm.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/src_hdl


filetypes: fdffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/rtl/testbench

filenames:
[cell repeats an earlier one in this file: 248 characters]


filenames: alt_mem_if_ddr3_mem_model.qprs/alt_mem_if_ddr3_tg_eds_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr3_tg_eds


filenames: alt_vip_vert_scaler_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core/aldec/src_hdl


filenames: main.tcl/reg_map_inc.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/example_project/hwtest/altera/sval_top


filetypes: ffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/1588/synopsys

filenames:
[cell repeats an earlier one in this file: 737 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/mentor


filenames: alt_vip_cl_guard_bands_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_guard_bands


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/MAC/aldec/adapters/altera_eth_avalon_st_adapter

filenames:
[cell repeats an earlier one in this file: 271 characters]


filetypes: dddddddddddddddddddddddddddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/cadence/modules

filenames:
[cell repeats an earlier one in this file: 1045 characters]


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/phy/aldec/pcs/rx

filenames:
[cell repeats an earlier one in this file: 459 characters]


filenames: alt_e40_lut6.v/alt_e40_mlab.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40c3/hslx/s10/aldec


filenames: alt_mem_ddrx_arbiter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_arbiter


filenames: altera_up_avalon_parallel_port.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/hdl


filenames: base_stp_1G2p5G10GPHY.xml.txt/build_stp.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_mge_phy/debug/stp


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/aldec/rtl/ast

filenames:
[cell repeats an earlier one in this file: 316 characters]


filenames: harq/ldpcCd/ldpcCe/ldpcDec/ldpcDrm/ldpcEnc/ldpcRm
filetypes: ddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpcv_5g/src/synopsys/rtl


filenames: example_design.sv/ilk_pkt_checker.sv/ilk_pkt_gen.sv/top_tb.txt/vlog.do
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken_hp/testbench/example_design_50g


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/rtl/eth

filenames:
[cell repeats an earlier one in this file: 165 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_a10_ed/example_design/a10

filenames:
[cell repeats an earlier one in this file: 1136 characters]


filetypes: ffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/pcs/rx

filenames:
[cell repeats an earlier one in this file: 759 characters]


filenames: doorbell/io_master/io_slave/maintenance
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/aldec/logical


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cps_alg_core/aldec


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_gamma_corrector_alg_core/mentor


filenames: main_rule.tcl/main_tb_rule.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_htile/design_example_rules


filenames: alt_vip_motion_detect.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_motion_detect/mentor/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/audio_ip/clocked_audio_input/synopsys


filenames: altera_rapidio2_dev16_io_slave.v/altera_rapidio2_dev8_io_slave.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/cadence/logical/io_slave/64


filenames: common
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3_fm/synopsys/example_project


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/rtl/pll_mpll

filenames:
[cell repeats an earlier one in this file: 108 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_bob_scheduler/synopsys


filenames: alt_vip_video_input_bridge_resp.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/aldec/src_hdl


filetypes: ffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_qseq/software_110/sequencer_mc

filenames:
[cell repeats an earlier one in this file: 351 characters]


filenames: csrgen_output
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_jesd204c/src/tx/cadence/rdf


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/aldec


filenames: terp
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_s10_htile/source


filenames: alt_aeu_40_pfc_top.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/rtl/pfc/top


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 473 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sld/trace/monitors/altera_avst_throughput_monitor

filenames:
[cell repeats an earlier one in this file: 225 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_uflex_interlaken/uflex_ilk_striper/mentor

filenames:
[cell repeats an earlier one in this file: 277 characters]


filenames: altera_avalon_uart.h/altera_avalon_uart_fd.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_uart/HAL/inc


filenames: altera_eth_tse_pcs_pma_nf_phyip.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_phyip/mentor


filetypes: dddddddddddddddddddddddddddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/modules

filenames:
[cell repeats an earlier one in this file: 1045 characters]


filenames: source
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/mentor


filenames: common_rules/main_rule.tcl/main_tb_rule.tcl/rule_basic_enhanced_pcs/rule_basic_standard_pcs
filetypes: dffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/dx_altera_xcvr_native_a10/design_example_rules


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/UMTS/src/rtl/encoder

filenames:
[cell repeats an earlier one in this file: 318 characters]


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hmcc_mtaps/4f16l/mentor

filenames:
[cell repeats an earlier one in this file: 617 characters]


filenames: alt_vip_common_event_packet_encode.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_event_packet_encode/src_hdl


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/mac/common

filenames:
[cell repeats an earlier one in this file: 362 characters]


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/altera_rapidio2_native_phy_ip/native_phy_cyclonev/native_phy_1x


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_mem_models/alt_mem_if_lpddr2_mem_model/mentor

filenames:
[cell repeats an earlier one in this file: 491 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_hps/dm/util
filetypes: fffffff
filenames:
  constants.tcl/data.tcl/locations.tcl/pin_mux_db.tcl/procedures.tcl/qini.tcl/quartus_locations_query.tcl


filenames: vcs
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/simulation/ed_sim/synopsys


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_a10_tbed/verilog

filenames:
[cell repeats an earlier one in this file: 1448 characters]


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_ed/ast2avmm_bridge_256/rp_avmm_256

filenames:
[cell repeats an earlier one in this file: 444 characters]


filetypes: dffdfddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_fir_alg_core

filenames:
[cell repeats an earlier one in this file: 119 characters]


filenames: alt_hiconnect_router.sv.terp/alt_hiconnect_router_hw.tcl/alt_hiconnect_transfer_enc.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/iconnect/alt_hiconnect_cmd_router


filenames: altera_emif_tg_afi_lpddr3_top.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/emif/ip_tg_afi/ip_lpddr3/rtl


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_xcvr_generic/mentor/ctrl

filenames:
[cell repeats an earlier one in this file: 270 characters]


filenames: aldec/alt_vip_pip_converter_core_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core


filenames: ilk_4l_6g_rx_stripe_adapter.v/ilk_4l_6g_tx_stripe_adapter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken_hp/ilk_striper/4lane/cadence


filenames: fifo_ce_cfg.v/fifo_ce_dat.v/ldpc5g_crc_enc.sv/ldpc5g_crc_enc_top.sv
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpcv_5g/src/synopsys/rtl/ldpcCe


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/src/cadence/rx_rq

filenames:
  intel_pcie_bam_cpl.sv/intel_pcie_bam_fifos.sv/intel_pcie_bam_rw.sv/intel_pcie_bam_sch_intf.sv/intel_pcie_lite_master.sv/intel_pcie_mqdma_csr_avmm_intf.sv/intel_pcie_mqdma_reg_rw.sv/intel_pcie_mqdma_rx_rq.sv


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm
filetypes: dddddddddddddddddddddddddddddddddd
filenames:
  altera_arria10_chip_id/altera_asmi_parallel2/altera_asmi_parallel2_top/altera_c10gx_chip_id/altera_config_clock_fabric/altera_config_debug_agent/altera_crcerror_verify/altera_emr_unloader/altera_epcq_controller2/altera_internal_oscillator_atom/altera_jtag_chip_id/altera_nd_mailbox_driver/altera_nd_mailbox_multiplexer/altera_parallel_flash_loader_2/altera_s10_chip_id/altera_s10_configuration_clock/altera_s10_mailbox_client/altera_s10_mailbox_pro_client_lite/altera_s10_mailbox_programmable_client/altera_s10_temperature_sensor/altera_s10_user_rst_clkgate/altera_s10_voltage_sensor/altera_sdm_atom_wrapper/altera_sdm_mbox_bridge/altera_sdm_mbox_fabric/generic_qspi_controller2/intel_fpga_anti_tamper_lite/intel_fpga_mailbox_avst_client/intel_generic_serial_flash_interface/intel_legacy_asmi_controller/lib/pr/seu/stratix10_serial_flash_mbox_client


filenames: ilk_8l_6g_rx_stripe_adapter.v/ilk_8l_6g_tx_stripe_adapter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken_hp/ilk_striper/8lane/mentor


filenames: alt_vip_vfb_wr_ctrl.ocp/alt_vip_vfb_wr_ctrl.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/src_hdl


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_allocation

filenames:
[cell repeats an earlier one in this file: 120 characters]


filenames: altera_eth_tse_pcs.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs/cadence


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/rtl/ast

filenames:
[cell repeats an earlier one in this file: 229 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_a10_tbed/cadence/verilog

filenames:
[cell repeats an earlier one in this file: 127 characters]


filenames: aldec/altera_eth_default_slave.v/altera_eth_default_slave_hw.tcl/cadence/mentor/synopsys
filetypes: dffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave


filenames: alt_mem_if_lpddr2_mem_model.qprs/alt_mem_if_lpddr2_tg_ed_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_lpddr2_tg_ed


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/cadence


filenames: avalon-st_error_adapter.sv.terp/avalon-st_error_adapter_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/avalon_st/altera_avalon_st_error_adapter


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/mentor


filenames: alt_vip_dil_bob_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_bob_scheduler/aldec/src_hdl


filenames: 10g_mac_reg_map.tcl/mac_inc.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/hwtesting/system_console/mac


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc2/rtl/rst_ctrl

filenames:
[cell repeats an earlier one in this file: 125 characters]


filenames: top_hw.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_sriov/mentor/hw_devkit


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_mixer_alpha_merge/aldec


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_width_adapt/mentor


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/rtl/eth_traffic_controller/crc32/crc32_lib

filenames:
[cell repeats an earlier one in this file: 193 characters]


filenames: Audio.pdf
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/audio_video/altera_up_avalon_audio/doc


filenames: alt_busy_sleep.h/alt_legacy_irq.h/nios2_gmon_data.h
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/nios2_ip/altera_nios2_gen2/HAL/inc/priv


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550_kr/aldec/rtl

filenames:
[cell repeats an earlier one in this file: 460 characters]


filenames: altera_rapidio_io_slave_x1.v/altera_rapidio_io_slave_x2_x4.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio/src/aldec/logical/io_slave/tl_small


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_onehot_to_binary


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/cpriphy/alt_cpriphy_c3/cadence/rtl/det_lat

filenames:
[cell repeats an earlier one in this file: 206 characters]


filenames: data_sink_util.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_data_sink/HAL/inc


filenames: io_pll_a10.qsys/pll_2_a10.qsys
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/rtl/pll_mpll


filenames: altera_pcie_s10_rxm.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/synopsys/altera_pcie_s10_rxm


filenames: altpcie_a10_hip_ast_translator.sv/altpcie_ast_translator.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_a10_hip/synopsys/a10_hip_ast_translator


filenames: altera_remote_update.c
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_remote_update/HAL/src


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/50g/cadence/rtl/mac

filenames:
[cell repeats an earlier one in this file: 208 characters]


filenames: alt_e40_adapter.v/alt_e40_wide_l2if_rx_mux.v/alt_e40_wide_l2if_tx.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40c3/40g/mentor/rtl/ast


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e25s10/25g/aldec/rtl/csr

filenames:
[cell repeats an earlier one in this file: 291 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_sobel_scheduler/synopsys


filenames: pkt_client.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/example_project/hwtest/altera/pkt_client


filenames: axi_ocram_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hps/hard_peripheral_logical_view/axi_ocram


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/ed_comps/board_delay_models/altera_ddr3_board_delay_model

filenames:
[cell repeats an earlier one in this file: 520 characters]


filetypes: ddffffffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/src/hdmi_2.0/tx

filenames:
[cell repeats an earlier one in this file: 335 characters]


filenames: altera_emif_local_reset_sim_source.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/emif/ip_local_reset_sim_source/rtl


filetypes: ddddddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_common_design_example_rules

filenames:
[cell repeats an earlier one in this file: 137 characters]


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds

filenames:
[cell repeats an earlier one in this file: 135 characters]


filenames: intel_leac_top_hw.tcl/intel_leac_top_hw_proc.tcl/presets
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/intel_legacy_asmi_controller/intel_leac_top


filenames: prbs_checker.v/prbs_generator.v/prbs_poly.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_xcvr_generic/mentor/test


filenames: example_testbench/hardware_test_design/manual.spd.txt/software
filetypes: ddfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI24G_RSFEC


filenames: alt_interlaken_12lane_10g_tb.sv/run_simulation.do
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/design_examples/alt_interlaken_12lane_10g/testbench


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/cadence/wrdm

filenames:
[cell repeats an earlier one in this file: 381 characters]


filenames: phy_ip_inc.tcl/phy_ip_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/hwtesting/system_console/phy


filenames: common_src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40/40g_kr4_s10/aldec


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_altgxb

filenames:
[cell repeats an earlier one in this file: 207 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpcv_5g/src/synopsys/rtl/ldpcDec/coreHT

filenames:
[cell repeats an earlier one in this file: 358 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/mentor/rtl/pfc/rx

filenames:
[cell repeats an earlier one in this file: 122 characters]


filenames: csr/efc/mac/pcs/top
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e25s10/25g/aldec/rtl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/synopsys/rtl/efc/rx

filenames:
[cell repeats an earlier one in this file: 117 characters]


filenames: intel_leac_xip_interface.sv/intel_leac_xip_interface_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/intel_legacy_asmi_controller/intel_leac_xip_interface


filenames: cic_c_model_output_ref.txt/cic_input.txt/cic_output_ref.txt/commands.txt
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_cic_ii/c_model/Example


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/aldec/altera_rapidio2_native_phy_ip/native_phy_arriav_gz/native_phy_2x


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/aldec


filenames: altera_rapidio_drbell.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio/src/cadence/logical/drbell


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_onchip_flash/altera_onchip_flash/synopsys

filenames:
[cell repeats an earlier one in this file: 259 characters]


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_soft_10gbaser/synopsys/soft_pcs

filenames:
[cell repeats an earlier one in this file: 923 characters]


filenames: altpcie_sv_hip_avmm_hwtcl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_sv_hip_avmm/mentor


filenames: alt_hiconnect_demux.sv.terp/alt_hiconnect_demux_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/iconnect/alt_hiconnect_demux2


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_tx_protocol/mentor/src_hdl

filenames:
[cell repeats an earlier one in this file: 178 characters]


filenames: altera_avalon_st_delay.sv/altera_avalon_st_delay_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/avalon_st/altera_avalon_st_delay


filenames: altera_avalon_altpll_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_altpll


filenames: c10_hdmi2_demo.v.terp/sdc
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/cyclone_10/rtl


filenames: alt_mem_if_qdrii_emif_hw.tcl/alt_mem_if_qdrii_emif_wizard.lst/alt_mem_if_qdrii_mem_model.qprs
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_qdrii_emif


filetypes: ffffffffdfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2

filenames:
[cell repeats an earlier one in this file: 225 characters]


filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/audio_video/video/altera_up_avalon_video_character_buffer_with_dma/HAL/inc

filenames:
[cell repeats an earlier one in this file: 106 characters]


filenames: altera_ldpc_docsis_msa/altera_ldpc_nasa_msa/altera_ldpc_wifi_msa/altera_ldpc_wimedia_msa
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/dec


filenames: auk_dspip_ctc_umts_ast_sink.vhd
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/UMTS/mentor/src/rtl/ast


filenames: edid_ram.tcl.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/stratix_10/rtl/i2c_slave


filetypes: dfffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/alt_ntrlkn_4l_3g

filenames:
[cell repeats an earlier one in this file: 3085 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_weave_scheduler/mentor


filenames: common/intel_pcie_schd.sv/rx/tx
filetypes: dfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/synopsys/schd


filenames: intel_pcie_cs.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/aldec/cs


filetypes: fffddfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/sv

filenames:
[cell repeats an earlier one in this file: 131 characters]


filenames: s10_hdmi2.sdc
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/stratix_10/rtl/sdc


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_tx_protocol/aldec


filetypes: fffffffffffffffffffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_fft_ii/src/rtl/lib/r22sdf

filenames:
[cell repeats an earlier one in this file: 645 characters]


filenames: alt_mem_if_nextgen_lpddr_controller_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr_controller


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/mentor/src_hdl

filenames:
[cell repeats an earlier one in this file: 142 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/50g/mentor/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 116 characters]


filenames: auk_dspip_ctc_ast_block_sink.vhd
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/LTE/mentor/src/rtl/ast


filenames: lvds_cdr.sdc/lvds_fifo.sdc/lvds_ip_parameters.tcl/lvds_non_dpa.sdc/lvds_tx.sdc/sdc_util.tcl
filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_lvds/altera_lvds_core14/timing


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/altera_eth_tse/src/software/lib/UCOSII


filenames: altera_avalon_tse.h/altera_avalon_tse_system_info.h/altera_eth_tse.h
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/altera_eth_tse/src/software/lib/HAL/inc


filenames: alt_e2550_avl_filter.v/alt_e25_reset.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/25g/cadence/rtl/top


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio/src/cadence/logical/maintenance/tl_small

filenames:
[cell repeats an earlier one in this file: 139 characters]


filenames: auk_dspip_ctc_umts_input.vhd/auk_dspip_ctc_umts_input_ram.vhd/auk_dspip_ctc_umts_itlvr_ram.vhd
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/UMTS/aldec/src/rtl/input


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/common/mentor

filenames:
[cell repeats an earlier one in this file: 605 characters]


filenames: nf_xcvr_1g_pll_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/rtl/pll_fpll


filenames: alt_vip_common_trigger_sync.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_trigger_sync/src_hdl


filenames: altera_mem_if_rldramii_afi_mux_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_rldramii_afi_mux


filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_top

filenames:
[cell repeats an earlier one in this file: 100 characters]


filetypes: fffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/models/matlab_model

filenames:
[cell repeats an earlier one in this file: 750 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/rtl/efc/tx

filenames:
[cell repeats an earlier one in this file: 246 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/seriallite_iii/src/mentor/sink

filenames:
[cell repeats an earlier one in this file: 208 characters]


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/rtl/eth_traffic_controller/crc32/crc32_lib

filenames:
[cell repeats an earlier one in this file: 193 characters]


filenames: alt_mem_if_nextgen_ddr3_controller_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller


filenames: altera_merlin_width_adapter.sv.terp/altera_merlin_width_adapter_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/merlin/altera_merlin_width_adapter


filenames: alt_vip_common_onehot_to_binary.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_onehot_to_binary/src_hdl


filenames: avst_credit_multiplexer.sv.terp/avst_credit_multiplexer_hw.tcl/credit2ready.sv/credit_manager.sv
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/avalon_st_credit/avst_credit_multiplexer


filenames: du_top.v.terp/sdi_du_sys.tcl.terp/sdi_rx_phy.tcl.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sdi_ii/sdi_ii_example_design/stratix_10/rtl/du


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/common/abstract

filenames:
[cell repeats an earlier one in this file: 167 characters]


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_ptp_inserter

filenames:
[cell repeats an earlier one in this file: 129 characters]


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/mentor/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 375 characters]


filenames: mgc
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/mentor_vip_ae/common/linux/mgls/etc/cust


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/physical/phy1

filenames:
[cell repeats an earlier one in this file: 353 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g_del_calc/aldec

filenames:
[cell repeats an earlier one in this file: 150 characters]


filetypes: fffdfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/altera_xcvr_10gbase_kr

filenames:
[cell repeats an earlier one in this file: 118 characters]


filenames: afd_example/alt_vip_itc.qprs/alt_vip_itc_hw.tcl/alt_vipitc131_cvo.sdc/src_hdl
filetypes: dfffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/clocked_video_output


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/MAC/mentor/rtl

filenames:
[cell repeats an earlier one in this file: 2078 characters]


filenames: alt_vip_video_over_film.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_over_film/mentor/src_hdl


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cadence_detect/src_hdl

filenames:
[cell repeats an earlier one in this file: 228 characters]


filenames: pkt_client.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest/altera/pkt_client


filenames: alt_vip_common_round_sat.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_round_sat/src_hdl


filetypes: ffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_uflex_interlaken/uflex_ilk_regroup/mentor

filenames:
[cell repeats an earlier one in this file: 1023 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_phylite/ip_s10_sim_ctrl/mentor


filenames: altera_mem_if_rldram3_afi_mux_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_rldram3_afi_mux


filenames: alt_vip_packet_duplicator.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_duplicator/mentor/src_hdl


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination

filenames:
[cell repeats an earlier one in this file: 129 characters]


filenames: alt_vip_vert_scaler_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core/synopsys/src_hdl


filenames: sequencer_trk_mgr_m10.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_qseq/m10_trk_mgr/mentor


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/src/aldec/tx_tlp

filenames:
[cell repeats an earlier one in this file: 529 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_down_core/mentor/src_hdl

filenames:
[cell repeats an earlier one in this file: 116 characters]


filenames: tb_run.tcl/wave.do/wave_pr.do
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/simulation/ed_sim/mentor


filenames: altera_rs_ser_transaction_converter.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/rs_ii/src/rs_ucores/dec/altera_rs_ser_transaction_converter/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_rotate_mux


filenames: eth_ultra_mac_inc.tcl/eth_ultra_phy_inc.tcl/eth_ultra_stats_inc.tcl/main.tcl
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3/example_project/hwtest_sl/altera/alt_aeu_40


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_stream_input


filetypes: fffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_cfgbp_ed

filenames:
[cell repeats an earlier one in this file: 108 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_rldramii_phy_core/constraints/sv

filenames:
[cell repeats an earlier one in this file: 129 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_10gbaser_phy/av_soft_pcs/cadence

filenames:
[cell repeats an earlier one in this file: 503 characters]


filenames: Audio_and_Video_Config.pdf
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/doc


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e100s10/100g/rtl/mac

filenames:
[cell repeats an earlier one in this file: 379 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/cadence/rtl/efc/tx

filenames:
[cell repeats an earlier one in this file: 256 characters]


filetypes: fffffdfdf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_fft_ii/synopsys/src/rtl/lib/common

filenames:
[cell repeats an earlier one in this file: 204 characters]


filenames: alt_vip_common_event_packet_decode.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_event_packet_decode/src_hdl


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_tsu

filenames:
[cell repeats an earlier one in this file: 105 characters]


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/generic_qspi_controller2/HAL


filenames: altera_eth_tse_fifoless_mac.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_fifoless_mac/mentor


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_v_down_core/synopsys


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/alt_xcvr_core/nd/tcl

filenames:
  avr_hssi_common_util.tcl/avr_hssi_parameters.tcl/ct1_atx_pll_avmm2_if_rbc.tcl/ct1_atx_pll_avmm2_if_simple.tcl/ct1_atx_pll_param_mapping_util.tcl/ct1_atx_pll_parameters.tcl/ct1_atx_pll_rbc.tcl/ct1_atx_pll_simple.tcl/ct1_atx_pll_util.tcl/ct1_cdr_pll_parameters.tcl/ct1_cdr_pll_rbc.tcl/ct1_cdr_pll_simple.tcl/ct1_cmu_fpll_param_mapping_util.tcl/ct1_cmu_fpll_parameters.tcl/ct1_cmu_fpll_rbc.tcl/ct1_cmu_fpll_refclk_select_mux_rbc.tcl/ct1_cmu_fpll_simple.tcl/ct1_cmu_fpll_util.tcl/ct1_fpll_avmm2_if_rbc.tcl/ct1_fpll_avmm2_if_simple.tcl/ct1_hssi_10g_rx_pcs_rbc.tcl/ct1_hssi_10g_rx_pcs_simple.tcl/ct1_hssi_10g_tx_pcs_rbc.tcl/ct1_hssi_10g_tx_pcs_simple.tcl/ct1_hssi_8g_rx_pcs_rbc.tcl/ct1_hssi_8g_rx_pcs_simple.tcl/ct1_hssi_8g_tx_pcs_rbc.tcl/ct1_hssi_8g_tx_pcs_simple.tcl/ct1_hssi_adapt_rx_rbc.tcl/ct1_hssi_adapt_rx_simple.tcl/ct1_hssi_adapt_tx_rbc.tcl/ct1_hssi_adapt_tx_simple.tcl/ct1_hssi_aibcr_rx_rbc.tcl/ct1_hssi_aibcr_rx_simple.tcl/ct1_hssi_aibcr_tx_rbc.tcl/ct1_hssi_aibcr_tx_simple.tcl/ct1_hssi_aibnd_rx_rbc.tcl/ct1_hssi_aibnd_rx_simple.tcl/ct1_hssi_aibnd_tx_rbc.tcl/ct1_hssi_aibnd_tx_simple.tcl/ct1_hssi_avmm1_if_rbc.tcl/ct1_hssi_avmm1_if_simple.tcl/ct1_hssi_common_pcs_pma_interface_rbc.tcl/ct1_hssi_common_pcs_pma_interface_simple.tcl/ct1_hssi_common_pld_pcs_interface_rbc.tcl/ct1_hssi_common_pld_pcs_interface_simple.tcl/ct1_hssi_common_util.tcl/ct1_hssi_fifo_rx_pcs_rbc.tcl/ct1_hssi_fifo_rx_pcs_simple.tcl/ct1_hssi_fifo_tx_pcs_rbc.tcl/ct1_hssi_fifo_tx_pcs_simple.tcl/ct1_hssi_gen3_rx_pcs_rbc.tcl/ct1_hssi_gen3_rx_pcs_simple.tcl/ct1_hssi_gen3_tx_pcs_rbc.tcl/ct1_hssi_gen3_tx_pcs_simple.tcl/ct1_hssi_krfec_rx_pcs_rbc.tcl/ct1_hssi_krfec_rx_pcs_simple.tcl/ct1_hssi_krfec_tx_pcs_rbc.tcl/ct1_hssi_krfec_tx_pcs_simple.tcl/ct1_hssi_param_mapping_util.tcl/ct1_hssi_parameters.tcl/ct1_hssi_pipe_gen1_2_rbc.tcl/ct1_hssi_pipe_gen1_2_simple.tcl/ct1_hssi_pipe_gen3_rbc.tcl/ct1_hssi_pipe_gen3_simple.tcl/ct1_hssi_pldadapt_rx_rbc.tcl/ct1_hssi_pldadapt_rx_simple.tcl/ct1_hssi_pldadapt_tx_rbc.tcl/ct1_hssi_pldadapt_tx_simple.tcl/ct1_hssi_pma_cgb_master_rbc.tcl/ct1_hssi_pma_lc_refclk_select_mux_rbc.tcl/ct1_hssi_refclk_divider_rbc.tcl/ct1_hssi_rx_pcs_pma_interface_rbc.tcl/ct1_hssi_rx_pcs_pma_interface_simple.tcl/ct1_hssi_rx_pld_pcs_interface_rbc.tcl/ct1_hssi_rx_pld_pcs_interface_simple.tcl/ct1_hssi_tx_pcs_pma_interface_rbc.tcl/ct1_hssi_tx_pcs_pma_interface_simple.tcl/ct1_hssi_tx_pld_pcs_interface_rbc.tcl/ct1_hssi_tx_pld_pcs_interface_simple.tcl/ct1_mcgb_parameters.tcl/ct1_mcgb_util.tcl/ct1_pma_adapt_rbc.tcl/ct1_pma_adapt_simple.tcl/ct1_pma_cdr_refclk_rbc.tcl/ct1_pma_cdr_refclk_simple.tcl/ct1_pma_cgb_rbc.tcl/ct1_pma_cgb_simple.tcl/ct1_pma_rx_buf_rbc.tcl/ct1_pma_rx_buf_simple.tcl/ct1_pma_rx_deser_rbc.tcl/ct1_pma_rx_deser_simple.tcl/ct1_pma_rx_dfe_rbc.tcl/ct1_pma_rx_dfe_simple.tcl/ct1_pma_rx_odi_rbc.tcl/ct1_pma_rx_odi_simple.tcl/ct1_pma_rx_sd_rbc.tcl/ct1_pma_rx_sd_simple.tcl/ct1_pma_tx_buf_rbc.tcl/ct1_pma_tx_buf_simple.tcl/ct1_pma_tx_ser_rbc.tcl/ct1_pma_tx_ser_simple.tcl/ct2_atx_pll_avmm2_if_rbc.tcl/ct2_atx_pll_avmm2_if_simple.tcl/ct2_atx_pll_param_mapping_util.tcl/ct2_atx_pll_parameters.tcl/ct2_atx_pll_rbc.tcl/ct2_atx_pll_simple.tcl/ct2_atx_pll_util.tcl/ct2_cdr_pll_parameters.tcl/ct2_cdr_pll_rbc.tcl/ct2_cdr_pll_simple.tcl/ct2_cmu_fpll_param_mapping_util.tcl/ct2_cmu_fpll_parameters.tcl/ct2_cmu_fpll_rbc.tcl/ct2_cmu_fpll_refclk_select_mux_rbc.tcl/ct2_cmu_fpll_simple.tcl/ct2_cmu_fpll_util.tcl/ct2_fpll_avmm2_if_rbc.tcl/ct2_fpll_avmm2_if_simple.tcl/ct2_hssi_10g_rx_pcs_rbc.tcl/ct2_hssi_10g_rx_pcs_simple.tcl/ct2_hssi_10g_tx_pcs_rbc.tcl/ct2_hssi_10g_tx_pcs_simple.tcl/ct2_hssi_8g_rx_pcs_rbc.tcl/ct2_hssi_8g_rx_pcs_simple.tcl/ct2_hssi_8g_tx_pcs_rbc.tcl/ct2_hssi_8g_tx_pcs_simple.tcl/ct2_hssi_adapt_rx_rbc.tcl/ct2_hssi_adapt_rx_simple.tcl/ct2_hssi_adapt_tx_rbc.tcl/ct2_hssi_adapt_tx_simple.tcl/ct2_hssi_aibcr_rx_rbc.tcl/ct2_hssi_aibcr_rx_simple.tcl/ct2_hssi_aibcr_tx_rbc.tcl/ct2_hssi_aibcr_tx_simple.tcl/ct2_hssi_aibnd_rx_rbc.tcl/ct2_hssi_aibnd_rx_simple.tcl/ct2_hssi_aibnd_tx_rbc.tcl/ct2_hssi_aibnd_tx_simple.tcl/ct2_hssi_avmm1_if_rbc.tcl/ct2_hssi_avmm1_if_simple.tcl/ct2_hssi_common_pcs_pma_interface_rbc.tcl/ct2_hssi_common_pcs_pma_interface_simple.tcl/ct2_hssi_common_pld_pcs_interface_rbc.tcl/ct2_hssi_common_pld_pcs_interface_simple.tcl/ct2_hssi_common_util.tcl/ct2_hssi_fifo_rx_pcs_rbc.tcl/ct2_hssi_fifo_rx_pcs_simple.tcl/ct2_hssi_fifo_tx_pcs_rbc.tcl/ct2_hssi_fifo_tx_pcs_simple.tcl/ct2_hssi_gen3_rx_pcs_rbc.tcl/ct2_hssi_gen3_rx_pcs_simple.tcl/ct2_hssi_gen3_tx_pcs_rbc.tcl/ct2_hssi_gen3_tx_pcs_simple.tcl/ct2_hssi_krfec_rx_pcs_rbc.tcl/ct2_hssi_krfec_rx_pcs_simple.tcl/ct2_hssi_krfec_tx_pcs_rbc.tcl/ct2_hssi_krfec_tx_pcs_simple.tcl/ct2_hssi_param_mapping_util.tcl/ct2_hssi_parameters.tcl/ct2_hssi_pipe_gen1_2_rbc.tcl/ct2_hssi_pipe_gen1_2_simple.tcl/ct2_hssi_pipe_gen3_rbc.tcl/ct2_hssi_pipe_gen3_simple.tcl/ct2_hssi_pldadapt_rx_rbc.tcl/ct2_hssi_pldadapt_rx_simple.tcl/ct2_hssi_pldadapt_tx_rbc.tcl/ct2_hssi_pldadapt_tx_simple.tcl/ct2_hssi_pma_cgb_master_rbc.tcl/ct2_hssi_pma_cgb_master_simple.tcl/ct2_hssi_pma_lc_refclk_select_mux_rbc.tcl/ct2_hssi_refclk_divider_rbc.tcl/ct2_hssi_rx_pcs_pma_interface_rbc.tcl/ct2_hssi_rx_pcs_pma_interface_simple.tcl/ct2_hssi_rx_pld_pcs_interface_rbc.tcl/ct2_hssi_rx_pld_pcs_interface_simple.tcl/ct2_hssi_tx_pcs_pma_interface_rbc.tcl/ct2_hssi_tx_pcs_pma_interface_simple.tcl/ct2_hssi_tx_pld_pcs_interface_rbc.tcl/ct2_hssi_tx_pld_pcs_interface_simple.tcl/ct2_mcgb_parameters.tcl/ct2_mcgb_util.tcl/ct2_pma_adapt_rbc.tcl/ct2_pma_adapt_sequencer_rbc.tcl/ct2_pma_adapt_sequencer_simple.tcl/ct2_pma_adapt_simple.tcl/ct2_pma_cdr_refclk_rbc.tcl/ct2_pma_cdr_refclk_simple.tcl/ct2_pma_cgb_rbc.tcl/ct2_pma_cgb_simple.tcl/ct2_pma_pcie_gen_switch_rbc.tcl/ct2_pma_reset_sequencer_rbc.tcl/ct2_pma_reset_sequencer_simple.tcl/ct2_pma_rx_buf_rbc.tcl/ct2_pma_rx_buf_simple.tcl/ct2_pma_rx_deser_rbc.tcl/ct2_pma_rx_deser_simple.tcl/ct2_pma_rx_dfe_rbc.tcl/ct2_pma_rx_dfe_simple.tcl/ct2_pma_rx_odi_rbc.tcl/ct2_pma_rx_odi_simple.tcl/ct2_pma_rx_sd_rbc.tcl/ct2_pma_rx_sd_simple.tcl/ct2_pma_tx_buf_rbc.tcl/ct2_pma_tx_buf_simple.tcl/ct2_pma_tx_sequencer_rbc.tcl/ct2_pma_tx_sequencer_simple.tcl/ct2_pma_tx_ser_rbc.tcl/ct2_pma_tx_ser_simple.tcl/ct2_pma_txpath_chnsequencer_rbc.tcl/ct2_pma_txpath_chnsequencer_simple.tcl/ct3_hssi_adapt_rx_rbc.tcl/ct3_hssi_adapt_rx_simple.tcl/ct3_hssi_adapt_tx_rbc.tcl/ct3_hssi_adapt_tx_simple.tcl/ct3_hssi_aibcr_rx_rbc.tcl/ct3_hssi_aibcr_rx_simple.tcl/ct3_hssi_aibcr_tx_rbc.tcl/ct3_hssi_aibcr_tx_simple.tcl/ct3_hssi_aibnd_rx_rbc.tcl/ct3_hssi_aibnd_rx_simple.tcl/ct3_hssi_aibnd_tx_rbc.tcl/ct3_hssi_aibnd_tx_simple.tcl/ct3_hssi_avmm1_if_rbc.tcl/ct3_hssi_avmm1_if_simple.tcl/ct3_hssi_avmm2_if_rbc.tcl/ct3_hssi_avmm2_if_simple.tcl/ct3_hssi_common_util.tcl/ct3_hssi_ehip_lane_rbc.tcl/ct3_hssi_ehip_lane_simple.tcl/ct3_hssi_param_mapping_util.tcl/ct3_hssi_parameters.tcl/ct3_hssi_pldadapt_rx_rbc.tcl/ct3_hssi_pldadapt_rx_simple.tcl/ct3_hssi_pldadapt_tx_rbc.tcl/ct3_hssi_pldadapt_tx_simple.tcl/ct3_hssi_rsfec_rbc.tcl/ct3_hssi_rsfec_simple.tcl/ct3_hssi_rsfecrx_mux_rbc.tcl/ct3_hssi_rsfecrx_mux_simple.tcl/ct3_hssi_xcvr_rbc.tcl/ct3_hssi_xcvr_refclk_mux_rbc.tcl/ct3_hssi_xcvr_refclk_mux_simple.tcl/ct3_hssi_xcvr_simple.tcl/rnr_hssi_common_util.tcl/rnr_hssi_parameters.tcl/whr_hssi_aibnd_rx_rbc.tcl/whr_hssi_aibnd_rx_simple.tcl/whr_hssi_aibnd_tx_rbc.tcl/whr_hssi_aibnd_tx_simple.tcl/whr_hssi_avmm1_if_rbc.tcl/whr_hssi_avmm1_if_simple.tcl/whr_hssi_avmm2_if_rbc.tcl/whr_hssi_avmm2_if_simple.tcl/whr_hssi_common_util.tcl/whr_hssi_ctp_rbc.tcl/whr_hssi_ctp_simple.tcl/whr_hssi_param_mapping_util.tcl/whr_hssi_parameters.tcl/whr_hssi_pldadapt_rx_rbc.tcl/whr_hssi_pldadapt_rx_simple.tcl/whr_hssi_pldadapt_tx_rbc.tcl/whr_hssi_pldadapt_tx_simple.tcl

filetypes:
  ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filetypes: fffffffffffffffffffffffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_hip_ast_tbed/verilog

filenames:
[cell repeats an earlier one in this file: 1109 characters]


filenames: altera_eth_10g_mac_a10.qsys.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl/mac


filenames: altpcie_av_hip_avmm_hwtcl.v/avalon_lite/avalon_mm_128/avalon_stif
filetypes: fddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_av_hip_avmm/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/aldec


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_sriov2/cadence


filenames: AVMM
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hmcc_mtaps/a10_example_design/src/ip


filenames: hslx
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc2/rtl/alt_ehipc2_lib


filenames: altera_ldpc_wimedia_mat.sv/altera_ldpc_wimedia_msa.sv/altera_ldpc_wimedia_msa_var.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/dec/altera_ldpc_wimedia_msa/aldec


filenames: src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/UMTS/mentor


filenames: altpcie_sv_hip_avmm_hwtcl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_sv_hip_avmm/synopsys


filetypes: fffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_uflex_interlaken/uflex_ilk_soft_pcs/cadence

filenames:
[cell repeats an earlier one in this file: 1072 characters]


filetypes: dfddfdfdffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/hwtesting/system_console

filenames:
[cell repeats an earlier one in this file: 151 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/alt_ntrlkn_4l_6g/mentor

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filetypes: fffffffffffdffddfffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI24G_RSFEC/hardware_test_design

filenames:
[cell repeats an earlier one in this file: 448 characters]


filetypes: ddddffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_uflex_interlaken/uflex_ilk_pcs

filenames:
[cell repeats an earlier one in this file: 154 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_data_by_line_rearrange


filenames: altera_eth_gmii2avst_converter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii2avst_converter/mentor


filenames: alt_e40_lut6.v/alt_e40_mlab.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40c3/hslx/fm/cadence


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3/rtl/dr/rst_ctrl_dr

filenames:
[cell repeats an earlier one in this file: 176 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/alt_ntrlkn_12l_10g/aldec

filenames:
[cell repeats an earlier one in this file: 1857 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_mii_encoder/mentor

filenames:
[cell repeats an earlier one in this file: 121 characters]


filetypes: fffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/cadence/altera_pcie_s10_sriov_bridge

filenames:
[cell repeats an earlier one in this file: 767 characters]


filenames: loopback_top.v.terp/pfd/reclock
filetypes: fdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sdi_ii/sdi_ii_example_design/arria_10/rtl/loopback


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/synopsys/rtl/pfc/rx

filenames:
[cell repeats an earlier one in this file: 122 characters]


filenames: avalon-st_demultiplexer.sv.terp/avalon-st_demultiplexer_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/avalon_st/altera_avalon_st_demultiplexer


filenames: altera_eth_10gkr_phy_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl/phy


filetypes: ffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpcv_5g/src/mentor/rtl/ldpcDec

filenames:
[cell repeats an earlier one in this file: 100 characters]


filetypes: fffffdffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hmcc_mtaps/a10_example_design/src

filenames:
[cell repeats an earlier one in this file: 206 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_swi/aldec/src_hdl

filenames:
[cell repeats an earlier one in this file: 163 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/synopsys/schd/rx

filenames:
[cell repeats an earlier one in this file: 374 characters]


filenames: basic_avl_tb_top.sv.terp/cadence/mentor/synopsys/xcelium
filetypes: fdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_RSFEC/example_testbench


filenames: altera_eth_xgmii_crc.v/altera_eth_xgmii_crc32.v/altera_eth_xgmii_crc_gf_mult32_kc.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_crc/mentor


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_csc_alg_core/cadence


filenames: altera_reset_controller.sdc/altera_reset_controller.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/rtl/reset_ctrl


filenames: altera_eth_10g_rx_register_map.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/cadence


filenames: aldec/alt_vip_warp_line_store_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_warp_line_store


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_shift_mux


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/stratix10/altera_xcvr_10gkr_s10/terp

filenames:
[cell repeats an earlier one in this file: 114 characters]


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3_fm/rtl/alt_ehipc3_fm_lib/hslx

filenames:
[cell repeats an earlier one in this file: 2052 characters]


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/logical/io_slave/128

filenames:
[cell repeats an earlier one in this file: 490 characters]


filetypes: ddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/example

filenames:
[cell repeats an earlier one in this file: 201 characters]


filenames: altera_eth_gmii_tsu.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_tsu/synopsys


filetypes: fffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/synopsys/altera_pcie_s10_sriov_bridge

filenames:
[cell repeats an earlier one in this file: 767 characters]


filenames: tb_run.sh/tb_top.ucli.txt/vcs_wave.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/simulation/ed_sim/synopsys/vcs


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_dp/src/bitec_dp/rx/ss

filenames:
[cell repeats an earlier one in this file: 145 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hbm/ip_asic_soft_logic/cadence


filenames: alt_vip_tpg_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/synopsys/src_hdl


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e25s10/25g_ptp/cadence

filenames:
[cell repeats an earlier one in this file: 338 characters]


filenames: alt_vip_common_sync_generation.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_sync_generation/src_hdl


filenames: intel_lvds_common10.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_lvds/intel_lvds_core10/mentor


filenames: adapter/common/mac/phy/top
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src


filenames: aldec/alt_vip_message_sink_terminator_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_sink_terminator


filenames: bchp_search.vhd/bchp_shift_search.vhd/bchp_shift_searches.vhd
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_bch/synopsys/bch_dec/src/bchp_search


filenames: alt_vip_dil_vof_scheduler.ocp/alt_vip_dil_vof_scheduler.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/alt_vip_dil_vof_scheduler/src_hdl


filenames: mentor/sequencer_m10.sv/sequencer_m10_hw.tcl
filetypes: dff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_qseq/m10_rtl_seq


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_sample_counter


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl/address_decoder/ip_s10/address_decoder_channel

filenames:
[cell repeats an earlier one in this file: 167 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/src/hdmi_2.x/rx/frl

filenames:
[cell repeats an earlier one in this file: 556 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_width_adapt/aldec


filetypes: dfffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/merlin/altera_merlin_burst_adapter

filenames:
[cell repeats an earlier one in this file: 131 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/adapter/rx

filenames:
[cell repeats an earlier one in this file: 237 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/mentor/rtl/alt_mem_ddrx_ecc

filenames:
[cell repeats an earlier one in this file: 232 characters]


filenames: auk_dspip_ctc_lte_blk_info.vhd
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/LTE/src/rtl/blk_info


filenames: gxb_rx.tcl.terp/gxb_rx_reset.tcl.terp/gxb_tx.tcl.terp/gxb_tx_fpll.tcl.terp/gxb_tx_reset.tcl.terp
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/stratix_10/rtl/gxb


filenames: altpcie_s10_tbed_bfm_hwtcl.v/altpcie_s10_tbed_hwtcl.v/verilog
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_tbed/mentor


filenames: TrafficController_1588_10g/eth_1588_traffic_controller_top.v
filetypes: df
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/rtl/ethernet_traffic_controller/eth_1588_traffic_controller


filenames: altera_eth_tse_pcs_pma_nf_lvds.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/synopsys


filenames: aldec/cadence/mentor/sdi_ii_rx_protocol_hw.tcl/src_hdl/synopsys
filetypes: dddfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_rx_protocol


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/adapter/mentor/rx

filenames:
[cell repeats an earlier one in this file: 133 characters]


filenames: altera_eth_tse_fifoless_mac.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_fifoless_mac/aldec


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hbm/ip_avl_ufi_adapter
filetypes: dfdfffffffdfddf
filenames:
  aldec/altera_avl_ufi_adapter_hw.tcl/cadence/common_gui.properties/common_messages.properties/common_params.properties/common_ports.properties/enum_defs.tcl/gui.properties/main.tcl/mentor/messages.properties/rtl/synopsys/util.tcl


filenames: parameter.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/hwtesting/system_console/test_parameter


filenames: 50g/altera/common/main.tcl/reg_test.tcl
filetypes: dddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/example_project/hwtest


filenames: alt_vip_cl_packet_closer.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_packet_closer/mentor/src_hdl


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_jesd204/src/tx/s10_16g/cadence

filenames:
[cell repeats an earlier one in this file: 285 characters]


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_video_packet_encode/src_hdl

filenames:
[cell repeats an earlier one in this file: 115 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e100s10/100g/synopsys


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib

filenames:
[cell repeats an earlier one in this file: 279 characters]


filetypes: fffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_dll

filenames:
[cell repeats an earlier one in this file: 843 characters]


filenames: system_console
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/hwtesting


filenames: sc_fifo_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/rtl/fifo_scfifo


filetypes: dfffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/cadence

filenames:
[cell repeats an earlier one in this file: 282 characters]


filenames: alt_hiconnect_mux.sv.terp/alt_hiconnect_mux_hw.tcl/base_mux.sv.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/iconnect/alt_hiconnect_mux2


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_horiz_scaler_alg_core/mentor


filenames: marvell
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/hwtesting/system_console/external_phy


filenames: alt_ntrlkn_oob_rx/alt_ntrlkn_oob_tx
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/alt_ntrlkn_oob


filetypes: dddddddddddddddddddddddddddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules

filenames:
[cell repeats an earlier one in this file: 1045 characters]


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/aldec/altera_rapidio2_native_phy_ip/native_phy_cyclonev/native_phy_1x


filenames: common/rx/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_dp/src/synopsys/bitec_dp


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/synopsys/src_hdl

filenames:
[cell repeats an earlier one in this file: 183 characters]


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/aldec/logical/io_slave/128

filenames:
[cell repeats an earlier one in this file: 490 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_cfgbp_ed/verilog

filenames:
[cell repeats an earlier one in this file: 179 characters]


filenames: alt_e100_mac_addr_regs.v/alt_e100_mac_csr.v/alt_e100_status_cntr_pause_sync.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/mac/cadence/csr


filenames: alt_vip_crs_422_drop_pad.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_422_drop_pad/cadence/src_hdl


filenames: altera_jesd204_pipeline.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_jesd204/src/lib/altera_jesd204_pipeline/aldec


filetypes: ffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_common_design_example_rules/cm_common_rules/connection_rules

filenames:
  cm_rule_avmm_read_con.tcl/cm_rule_basic_prot_tester_con.tcl/cm_rule_basic_prot_tester_con_etile.tcl/cm_rule_basic_prot_tester_con_pam4.tcl/cm_rule_bitrev_byterev_polinv_con.tcl/cm_rule_byte_order_con.tcl/cm_rule_cpri_datagen_con.tcl/cm_rule_data_gen_check_con.tcl/cm_rule_de_interface_con.tcl/cm_rule_de_interface_freq_con.tcl/cm_rule_de_interface_w_mux_con.tcl/cm_rule_deskew_prot_tester_con.tcl/cm_rule_deskew_prot_tester_con_pam4.tcl/cm_rule_etile_data_mapping_comb_con.tcl/cm_rule_etile_data_mapping_comb_deskew_con.tcl/cm_rule_freq_check_con.tcl/cm_rule_freq_check_con_etile.tcl/cm_rule_latency_control_con.tcl/cm_rule_latency_measure_con.tcl/cm_rule_latency_reconfig_con.tcl/cm_rule_native_and_pll_con.tcl/cm_rule_pam4_mapping_comb_con.tcl/cm_rule_parl_clk_dist_bonded_tx_con.tcl/cm_rule_parl_clk_dist_con.tcl/cm_rule_parl_clk_dist_con_etile.tcl/cm_rule_parl_clk_dist_con_pam4.tcl/cm_rule_rst_conduit_adaptor_con.tcl/cm_rule_rst_conduit_adaptor_con_pam4.tcl/cm_rule_rst_conduit_adaptor_native_con.tcl/cm_rule_rst_ctrl_and_native_con.tcl/cm_rule_rst_ctrl_and_pll_con.tcl/cm_rule_rst_dist_con.tcl/cm_rule_rst_release_con.tcl/cm_rule_sc_debug_con.tcl/cm_rule_sc_debug_freq_con.tcl/cm_rule_x1x2_if_adapter_con.tcl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/cadence


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_htile/terp

filenames:
[cell repeats an earlier one in this file: 147 characters]


filenames: alt_vip_common_latency_1_to_latency_0.sv/alt_vip_common_video_packet_decode.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_video_packet_decode/src_hdl


filenames: altera_merlin_slave_translator.sv.terp/altera_merlin_slave_translator_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/merlin/altera_merlin_slave_translator


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC/software/dynamic_reconfiguration_sim

filenames:
[cell repeats an earlier one in this file: 110 characters]


filenames: altpcie_av_hip_avmm_hwtcl.v/avalon_lite/avalon_mm_128/avalon_stif
filetypes: fddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_av_hip_avmm/cadence


filenames: eth_ex_100g_sv.qpf/eth_ex_100g_sv.qsf/eth_ex_100g_sv.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/example_project/100g_sv


filenames: altera_eth_crc.v/crc32.v/gf_mult32_kc.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/cadence


filetypes: dfffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_gxb

filenames:
[cell repeats an earlier one in this file: 123 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/alt_xcvr_core/nf/mentor

filenames:
[cell repeats an earlier one in this file: 115 characters]


filenames: altera_rs_ser_transaction_converter.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/rs_ii/src/rs_ucores/dec/altera_rs_ser_transaction_converter/cadence


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/kr4_sv/mentor/sv_fec

filenames:
[cell repeats an earlier one in this file: 1363 characters]


filenames: abstract
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/common/mentor


filetypes: fffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_av_hip_avmm/aldec/avalon_stif

filenames:
[cell repeats an earlier one in this file: 602 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_onchip_flash/altera_onchip_flash/mentor

filenames:
[cell repeats an earlier one in this file: 259 characters]


filenames: altera_xcvr_reset_controller_a10.qsys/altera_xcvr_reset_controller_txpll_a10.qsys
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl/xcvr_reset_controller


filenames: j204c_rx_regmap.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_jesd204c/src/rx/aldec/rdf/csrgen_output


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/physical/phy2

filenames:
[cell repeats an earlier one in this file: 819 characters]


filetypes: fffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/asic_emu/intel_rdbk_wrbk/cadence/full_chip

filenames:
[cell repeats an earlier one in this file: 732 characters]


filenames: auk_vit_par_ber_atl.vhd/auk_vit_par_bmp_atl.vhd/auk_vit_par_top_atl.vhd/auk_vit_par_trb_atl.vhd
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_vit_ii/src/rtl/Parallel/mentor


filenames: altera_trace_printf_monitor.sv/altera_trace_printf_monitor.svd/altera_trace_printf_monitor_hw.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sld/trace/monitors/altera_trace_printf_monitor


filenames: alt_aeu_40_efc_top.v/alt_aeu_40_sfc_top.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/cadence/rtl/efc/top


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/synopsys


filetypes: ffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/aldec/rtl/mac

filenames:
[cell repeats an earlier one in this file: 521 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_422_drop_pad/synopsys


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/src/aldec/hip_intf

filenames:
[cell repeats an earlier one in this file: 270 characters]


filenames: altera_eth_lane_decoder_2_5g.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder_2_5g/aldec


filenames: ldpcv5g_tx_top.sv.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpcv_5g/src/rtl/ldpcTxTop


filenames: jtag_basic.tcl/main.tcl/report.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e25s10/example_project/hwtest/common


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpcv_5g/src/mentor/rtl/ldpcRm

filenames:
[cell repeats an earlier one in this file: 272 characters]


filenames: altpcietb_bfm_driver.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_avmm/testbench/verilog/qsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_v_down_core/mentor


filenames: intel_generic_serial_flash_interface_cmd.sv/intel_generic_serial_flash_interface_cmd_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_cmd


filenames: altera_nios2_tmr_comparator_hw.tcl/tmr_comparator.v/tmr_maj.v/tmr_maj_control.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_nios2_tmr_comparator


filenames: altpcie_pcie_reconfig_bridge.v/altpcie_pll_100_250.v/altpcie_pll_125_250.v/altpcie_rs_serdes.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_avmm/cadence/common


filetypes: ffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/1588/mentor

filenames:
[cell repeats an earlier one in this file: 737 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/cadence


filenames: altera_up_avalon_video_rgb_resampler.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/HAL/inc


filenames: altpcie_pcie_reconfig_bridge.v/altpcie_pll_100_250.v/altpcie_pll_125_250.v/altpcie_rs_serdes.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_avmm/mentor/common


filenames: mentor_vip_ae_rh.pdf/mentor_vip_ae_rn.pdf
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/mentor_vip_ae/release_documents


filetypes: ffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc2/synopsys/rtl/mac_adapter

filenames:
[cell repeats an earlier one in this file: 1293 characters]


filenames: src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/LTE/mentor


filenames: alt_vip_dil_sobel_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_sobel_scheduler/mentor/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/synopsys


filenames: common/mr42/old_arch/r22sdf
filetypes: dddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_fft_ii/mentor/src/rtl/lib


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e25s10/25g/aldec/rtl/pcs

filenames:
[cell repeats an earlier one in this file: 155 characters]


filetypes: ffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_tbed/verilog

filenames:
[cell repeats an earlier one in this file: 1026 characters]


filenames: alt_ehipc3_dr_cpu
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3/rtl/dr/cpu_dr/software


filenames: 10g_mac_reg_map.tcl/mac_inc.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/hwtesting/system_console/mac


filenames: altera_xcvr_native_av_hw.tcl/fileset.tcl/interfaces.tcl/module.tcl/parameters.tcl
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/av/tcl


filenames: altera_up_avalon_video_scaler_hw.tcl/hdl
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken_hp/ilk_50g_mac/cadence

filenames:
[cell repeats an earlier one in this file: 417 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/sv_soft_10gbaser/cadence/sv_soft_pcs

filenames:
[cell repeats an earlier one in this file: 518 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/seriallite_iii/src/aldec/sink

filenames:
[cell repeats an earlier one in this file: 208 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_fft_ii/synopsys/src/rtl/lib/mr42

filenames:
[cell repeats an earlier one in this file: 849 characters]


filenames: hslx
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3/rtl/alt_ehipc3_lib


filenames: intel_pcie_adm/intel_pcie_bam/intel_pcie_bri/intel_pcie_dma/intel_pcie_mem/intel_pcie_tgc
filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512_ed


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/src/aldec/control_reg

filenames:
  intel_qdma_cntl_reg.sv/intel_qdma_hip_cfg.sv/intel_qdma_msix_mem.sv/intel_qdma_pba_mem.sv/intel_qdma_qcsr_mem.sv/intel_qdma_reg_dec.sv/intel_qdma_rr_arb.sv


filenames: altera_jtag_avalon_master_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_jtag_avalon_master


filenames: acv/sv
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr_phy_core/constraints


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_sriov2/mentor


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_a10_hip/rp_avmm_256


filetypes: dffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_jesd204/src/rx_mlpcs/s10_16g

filenames:
[cell repeats an earlier one in this file: 240 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_packet_closer/aldec


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_highspeed_rs/src/testbench

filenames:
[cell repeats an earlier one in this file: 165 characters]


filenames: 25_100g_ethernet
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_highspeed_rs/src/reference_designs


filenames: avalon_st_loopback_inc.tcl/avalon_st_loopback_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/hwtesting/system_console/traffic_controller/avalonstloopback


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_linebuf_ctrl/cadence


filenames: alt_e100_tx_e10x10_base.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/mentor/pma_siv/alt_e100_tx_e10x10


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_fft_ii/synopsys/src/rtl/lib/common/avalon_streaming

filenames:
[cell repeats an earlier one in this file: 136 characters]


filenames: phy_ip_inc.tcl/phy_ip_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/hwtesting/system_console/phy


filenames: phylite_s10_sim_ctrl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_phylite/ip_s10_sim_ctrl/mentor/rtl


filenames: edid_ram.tcl.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/arria_10/rtl/i2c_slave


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/mac/synopsys/common

filenames:
[cell repeats an earlier one in this file: 347 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_warp_scheduler/aldec


filenames: HAL/UCOSII/altera_avalon_lan91c111_hal_sw.tcl/altera_avalon_lan91c111_ucosii_sw.tcl/class.ptf/inc
filetypes: ddfffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_lan91c111


filetypes: ffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_qdrii_phy_core

filenames:
[cell repeats an earlier one in this file: 159 characters]


filetypes: ffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/rtl/mac

filenames:
[cell repeats an earlier one in this file: 541 characters]


filenames: altera_reset_synchronizer.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE_1588v2/rtl/reset_sync


filenames: alt_vip_pip_converter_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/synopsys/src_hdl


filetypes: fffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc2/rtl/mac_adapter

filenames:
[cell repeats an earlier one in this file: 1304 characters]


filenames: mentor/pof_avalon_mm_mmr_driver.sv/pof_avalon_mm_mmr_driver_hw.tcl
filetypes: dff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_example_design_components/pof_avalon_mm_mmr_driver


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/kr4_sv/aldec/common_src

filenames:
[cell repeats an earlier one in this file: 391 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_dp/de_gen/arria_10/rtl/hdcp

filenames:
  hdcp1x_rx_kmem.v/hdcp1x_tx_kmem.v/hdcp2x_rx_kmem.v/hdcp2x_tx_kmem.v/hdcp_key_arbiter.v/hdcp_keys_ram.hex


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/rtl/efc/tx

filenames:
[cell repeats an earlier one in this file: 256 characters]


filenames: altera_avalon_st_monitor_vhdl.vhd/altera_avalon_st_monitor_vhdl_pkg.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/verification/altera_avalon_st_monitor_bfm_vhdl


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/common/mentor

filenames:
[cell repeats an earlier one in this file: 139 characters]


filenames: alt_mem_ddrx_cmd_gen.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/mentor/rtl/alt_mem_ddrx_cmd_gen


filenames: alt_mem_if_ddr2_mem_model.qprs/alt_mem_if_ddr2_tg_ed_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_ddr2_tg_ed


filenames: altera_avlst_pr_freeze_bridge_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pr_freeze_bridge/avlst/top


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_jesd204/src/rx/s10/mentor

filenames:
[cell repeats an earlier one in this file: 532 characters]


filenames: cfp_control_inc.tcl/main.tcl/qsfp_control_inc.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3_fm/example_project/hwtest/altera/optical_module


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/aldec


filenames: axi_ocram_hw.tcl/timer_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hps/altera_hps_arria_10/device_tree_generation


filetypes: fffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_ast/mentor/altera_pcie_s10_sriov_bridge

filenames:
[cell repeats an earlier one in this file: 767 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_low_angle_algorithm/src_hdl

filenames:
  alt_vip_dil_low_angle_algorithm.sv/alt_vip_dil_pixel_offset_rom.mif/alt_vip_dil_pixel_offset_rom.qip/alt_vip_dil_pixel_offset_rom.v/asdvlsph4s1p2048x4m16b1wc0p0d0t0s10.hex


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/common/rtl/hdr

filenames:
[cell repeats an earlier one in this file: 124 characters]


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40c3/40g/mentor/rtl/mac

filenames:
[cell repeats an earlier one in this file: 222 characters]


filenames: altera_system_max_id.vhd/altera_system_max_id_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sld/misc/altera_system_max_id


filenames: alt_ntrlkn_oob_flow_rx.v/alt_ntrlkn_oob_flow_rx_dcfifo.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/alt_ntrlkn_oob/alt_ntrlkn_oob_rx/mentor


filenames: altera_eth_tse_avalon_arbiter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/aldec


filenames: altera_dual_boot.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_dual_boot/altera_dual_boot/aldec


filenames: aldec/alt_vip_tpg_scheduler_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler


filenames: alt_vip_video_output_bridge.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/mentor/src_hdl


filenames: altera_eth_gmii_ptp_inserter.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_ptp_inserter/aldec


filenames: alt_vip_tpg_multi_scheduler.ocp/alt_vip_tpg_multi_scheduler.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_multi_scheduler/src_hdl


filetypes: ffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_highspeed_rs/src/reference_designs/25_100g_ethernet/dec/synopsys

filenames:
[cell repeats an earlier one in this file: 604 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/rddm_ext_tag

filenames:
[cell repeats an earlier one in this file: 280 characters]


filenames: seq_sim_bfm_hw.tcl/seq_sim_bfm_interface.sv/seq_sim_bfm_lib.c/vc_hdrs.h
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_qseq/seq_sim_bfm


filetypes: ffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_uflex_interlaken/uflex_ilk_regroup/cadence

filenames:
[cell repeats an earlier one in this file: 1023 characters]


filenames: 10g_mac_reg_map.tcl/mac_inc.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/hwtesting/system_console/mac


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/arria10/common_src/cadence

filenames:
[cell repeats an earlier one in this file: 215 characters]


filenames: em_altera_sodimm.pl/sdram_partner_module.pm/sdram_partner_module_hw.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module


filenames: j204c_rx_regmap.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_jesd204c/src/rx/cadence/rdf/csrgen_output


filetypes: dfdfddffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/hwtesting/system_console

filenames:
[cell repeats an earlier one in this file: 125 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_mult_add


filenames: alt_vip_dil_scheduler.ocp/alt_vip_dil_scheduler.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_scheduler/src_hdl


filenames: altera_epcq_controller.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_epcq_controller/HAL/inc


filenames: tl_large/tl_small
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio/src/mentor/reg_mnt


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_sop_realign/cadence


filenames: altera_up_avalon_video_dma_controller.c
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/HAL/src


filenames: sequencer_scc_mgr.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_qseq/scc_mgr_100/mentor


filenames: aldec/cadence/mentor/sdi_ii_tx_protocol_hw.tcl/src_hdl/synopsys
filetypes: dddfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sdi_ii/sdi_ii_library/sdi_ii_tx_protocol


filenames: altera_eth_10g_mac_a10.qsys.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/rtl/mac


filenames: altera_eth_crc.v/crc32.v/gf_mult32_kc.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/synopsys


filenames: altera_mem_if_ddr3_afi_splitter_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_splitter


filenames: phy_ip_inc.tcl/phy_ip_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/hwtesting/system_console/phy


filenames: altera_tristate_conduit_pin_sharer_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/merlin/altera_tristate_conduit_pin_sharer


filenames: mon_inc.tcl/mon_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/hwtesting/system_console/traffic_controller/mon


filetypes: ffffffffffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_cic_ii/cadence/src/rtl

filenames:
[cell repeats an earlier one in this file: 392 characters]


filenames: alt_aeu_40_seq_reco_n.v/common_src
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g_kr4_a10/aldec


filetypes: dfffffffffffffffffffffffffffffffddfffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g_ptp

filenames:
[cell repeats an earlier one in this file: 740 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/cadence/altera_pcie_s10_cra

filenames:
[cell repeats an earlier one in this file: 286 characters]


filenames: cadence/mentor/models/synopsys/xcelium
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/simulation/ed_sim


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/aldec/altera_pcie_s10_avst_sch

filenames:
[cell repeats an earlier one in this file: 696 characters]


filenames: BackPlane_wo_1588.qprs/LineSide.qprs/LineSide_1588.qprs
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/arria10/altera_xcvr_10gkr_a10/presets


filenames: alt_xcvr_reset_counter.sv/altera_xcvr_reset_control.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_reset_control/mentor


filenames: alt_vip_pip_converter_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/src_hdl


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl/address_decoder/ip_c10/address_decoder_multi_channel

filenames:
[cell repeats an earlier one in this file: 598 characters]


filenames: cadence/mentor/models/synopsys/xcelium
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/simulation/ed_sim


filenames: altpcie_a10_hip_ast_translator.sv/altpcie_ast_translator.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_a10_hip/a10_hip_ast_translator


filenames: altera_xcvr_fpll_a10.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/mentor/source


filenames: altera_eth_10gkr_phy_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/rtl/phy


filenames: alt_e100_sys_pll_siv.qip/alt_e100_sys_pll_siv.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/example/common/alt_e100_sys_pll_siv


filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/merlin/altera_avalon_mm_unaligned_burst_expansion_bridge

filenames:
[cell repeats an earlier one in this file: 114 characters]


filenames: alt_xcvr_csr_common_h.sv/alt_xcvr_csr_pcs8g_h.sv/altera_xcvr_functions.sv/sv_xcvr_h.sv
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/seriallite_iii/src/common/header


filenames: alt_usxgmii_mac_a10.qsys.terp/alt_usxgmii_mac_c10.qsys.terp/alt_usxgmii_mac_s10.ip.terp
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl/mac


filenames: alt_mem_if_ddr2_multirank_gasket_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_multirank_gasket/alt_mem_if_ddr2_multirank_gasket


filetypes: fffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_highspeed_rs/src/dec/aldec

filenames:
[cell repeats an earlier one in this file: 610 characters]


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/rtl/address_decoder

filenames:
[cell repeats an earlier one in this file: 100 characters]


filenames: altera_cai_reset_synchronizer.v/cai_avalon.v/cai_registers.v/clocked_audio_input.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/audio_ip/clocked_audio_input/aldec/src_hdl


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_uflex_interlaken/uflex_ilk_striper/synopsys

filenames:
[cell repeats an earlier one in this file: 277 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpcv_5g/src/cadence


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_warp_ac/cadence


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/cadence/src_hdl

filenames:
[cell repeats an earlier one in this file: 399 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_uflex_interlaken/uflex_ilk_pcs/cadence

filenames:
[cell repeats an earlier one in this file: 124 characters]


filenames: altera_s10_chip_id_controller.sv/altera_s10_chip_id_controller_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/altera_s10_chip_id/altera_s10_chip_id_controller


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/wrdm

filenames:
[cell repeats an earlier one in this file: 381 characters]


filenames: aldec/alt_vip_vfb_rd_ctrl_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl


filenames: automap.ptf/class.ptf/netlist
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/nios2_ip/altera_nios_dev_board_stratix_1s10_es


filenames: altera_xcvr_atx_pll_ip_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER_RegMode/rtl/pll_atxpll


filenames: altera_eth_tse_pcs_pma_phyip.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_phyip/synopsys


filetypes: fffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_master_bfm

filenames:
[cell repeats an earlier one in this file: 285 characters]


filenames: altera_eth_tse_regs.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/altera_eth_tse/src/software/lib/inc


filenames: alt_usxgmii_phy_a10.qsys/alt_usxgmii_phy_c10.qsys/alt_usxgmii_phy_s10.ip
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl/phy


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_swi/cadence


filenames: alt_aeu_40_pfc_top.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/synopsys/rtl/pfc/top


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/synopsys/rddm

filenames:
[cell repeats an earlier one in this file: 133 characters]


filenames: altpcie_sv_hip_avmm_hwtcl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_sv_hip_avmm/aldec


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/src/mentor/rx_rq

filenames:
[cell repeats an earlier one in this file: 206 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/physical/phy3

filenames:
[cell repeats an earlier one in this file: 541 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_ed/cadence/ast_sriov

filenames:
[cell repeats an earlier one in this file: 129 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_phy_core/constraints/m10

filenames:
[cell repeats an earlier one in this file: 129 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/synopsys/src_hdl

filenames:
[cell repeats an earlier one in this file: 124 characters]


filetypes: dfffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/dec/altera_ldpc_wimedia_msa

filenames:
[cell repeats an earlier one in this file: 173 characters]


filenames: altera_trace_dummy_monitor.v/altera_trace_dummy_monitor_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sld/trace/monitors/altera_trace_dummy_monitor


filenames: altera_10gbaser_phy_clockcomp.sv/altera_10gbaser_phy_rx_fifo.sv/altera_10gbaser_phy_soft_fifo.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_10gbaser_phy/a10_soft_pcs/cadence


filetypes: fffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/src/common

filenames:
  Rom_init2.mif/altera_std_synchronizer_nocut.v/intel_pcie_avmm_master.sv/intel_pcie_avst_arbiter.sv/intel_pcie_avst_fifo.sv/intel_pcie_avst_pipe.sv/intel_pcie_lut_ram.sv/intel_pcie_qid2f_map.tcl/intel_pcie_qid2f_map.v/intel_pcie_ram.sv/intel_pcie_scfifo.sv/intel_pcie_scfifo_32.sv/intel_pcie_schd_order.sv/intel_pcie_schd_piped_empty_calc.sv/intel_pcie_schd_scfifo.sv/intel_pcie_set_clr_rd.sv/intel_pcie_tlp_arbiter.sv/intel_pcie_tlp_fifo.sv/intel_qdma_wrr_arb.sv/mcdma_gen3x16.sdc/mqdma_pkg.sv


filenames: alt_e40_top_sv.qpf/alt_e40_top_sv.qsf/alt_e40_top_sv.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/example/alt_e40_top_sv


filenames: alt_hiconnect_unsquish.sv.terp/alt_hiconnect_unsquish_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/iconnect/alt_hiconnect_unsquish


filenames: SSRAM_Controller.pdf
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/memory/altera_up_avalon_ssram/doc


filenames: altera_eth_tse_pcs_pma_nf_lvds.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/cadence


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_fir_alg_core/mentor/src_hdl

filenames:
[cell repeats an earlier one in this file: 249 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e100s10/100g/aldec/rtl/csr

filenames:
[cell repeats an earlier one in this file: 156 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/cadence


filenames: ast2avmm_512_c2e_ed_hwtcl.sv/ast2avmm_512_ed_hwtcl.sv/intel_pcie_ed_512
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_ed/mentor/ast2avmm_512_ed


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_dc_mixed_widths_fifo


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_fifo


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_monitor_bfm/mentor

filenames:
[cell repeats an earlier one in this file: 391 characters]


filenames: basic_avl_tb_top.sv.terp/cadence/mentor/synopsys/xcelium
filetypes: fdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC/example_testbench


filenames: common/hwtest/hwtest_sl/templates/testbench
filetypes: ddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3_fm/example_project


filetypes: ffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/iconnect/alt_hiconnect_dc_fifo

filenames:
[cell repeats an earlier one in this file: 615 characters]


filenames: auk_dspip_ctc_umts_input.vhd/auk_dspip_ctc_umts_input_ram.vhd/auk_dspip_ctc_umts_itlvr_ram.vhd
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/UMTS/src/rtl/input


filenames: run_vcs.sh/run_vcsmx.sh
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI24G_RSFEC/example_testbench/synopsys


filenames: alt_xcvr_x1x2_if_adapter.v/alt_xcvr_x1x2_if_adapter_hw.tcl/alt_xcvr_x1x2_if_adapter_top.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/alt_xcvr_ip_lib/alt_xcvr_x1x2_if_adapter


filenames: alt_vip_control_slave.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/mentor/src_hdl


filenames: altera_xcvr_pll_avgz_hw.tcl/module.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_pll/avgz/tcl


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/25g_rsfec/synopsys

filenames:
[cell repeats an earlier one in this file: 622 characters]


filenames: alt_ehipc2_clock_mon.sv/alt_ehipc2_jtag_avmm.sv/alt_ehipc2_package.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc2/mentor/rtl/top


filenames: ncsim_in_cmd.txt/run_ncsim.sh
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/CPRI24G_RSFEC/example_testbench/cadence


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cps_alg_core/synopsys/src_hdl

filenames:
[cell repeats an earlier one in this file: 118 characters]


filenames: alt_mem_if_nextgen_ddr3_controller_core.sv/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl/mentor
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core


filetypes: ffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken_hp/ilk_100g_mac/mentor

filenames:
[cell repeats an earlier one in this file: 659 characters]


filenames: cfp_control_inc.tcl/main.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e25s10/example_project/hwtest/altera/optical_module


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_phylite/ip_arch_nf/rtl

filenames:
[cell repeats an earlier one in this file: 122 characters]


filenames: altera_up_avalon_adc.h/altera_up_avalon_adc_regs.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/input_output/altera_up_avalon_adc/HAL/inc


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/alt_xcvr_core/nf/doc

filenames:
[cell repeats an earlier one in this file: 367 characters]


filenames: altera_pcie_s10_rxm.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/altera_pcie_s10_rxm


filenames: altera_mem_if_single_clock_pll.sv/altera_mem_if_single_clock_pll_hw.tcl/mentor
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/ed_comps/altera_mem_if_single_clock_pll


filenames: alt_vip_tpg_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/synopsys/src_hdl


filenames: altera_avalon_st_packet_switch_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/merlin/altera_avalon_st_packet_switch


filenames: mentor/sequencer_pll_mgr.sv/sequencer_pll_mgr_hw.tcl
filetypes: dff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_qseq/pll_mgr_140


filenames: driver.sv/driver_reset.sv/ext_device.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_gpio/altera_gpio_driver/mentor/submodules


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_gamma_corrector_scheduler/cadence


filenames: altera_up_avalon_video_rgb_resampler.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi/hdl

filenames:
[cell repeats an earlier one in this file: 224 characters]


filenames: libbtc_dprx_syslib.a
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_dp/software/btc_dprx_syslib/release


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/synopsys


filenames: alt_vip_vert_scaler_alg_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_vert_scaler_alg_core/cadence/src_hdl


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/asic_emu/intel_rdbk_wrbk/aldec/sector_level

filenames:
[cell repeats an earlier one in this file: 163 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/aldec


filenames: alt_vip_common_pip_merge.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_pip_merge/src_hdl


filenames: alt_e2550_avl_filter.v/alt_e25_reset.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/25g/aldec/rtl/top


filenames: altera_pci_express.sdc/altera_pcie_avgz_hip_avmm_hw.tcl/example_designs
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_avgz_hip_avmm


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_jesd204/src/rx/a10/aldec

filenames:
[cell repeats an earlier one in this file: 494 characters]


filenames: HAL/altera_vic_hw.tcl/altera_vic_sw.tcl/callbacks.tcl/inc
filetypes: dfffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_vectored_interrupt_controller/top


filenames: altera_sdm_gpo.sv/altera_sdm_gpo_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/altera_sdm_atom_wrapper/altera_sdm_gpo


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/mentor/altera_pcie_s10_hptxs

filenames:
[cell repeats an earlier one in this file: 172 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/25g/mentor


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_video_packet_encode


filenames: altera_eth_tse_nd_phyip_terminator.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_nd_phyip_terminator/mentor


filenames: altera_eth_interface_conversion_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_adapters/altera_eth_interface_conversion


filenames: alt_mge_mac_a10.qsys.terp/alt_mge_mac_s10.ip.terp
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/rtl/mac


filenames: altera_rapidio_io_master_x1.v/altera_rapidio_io_master_x2_x4.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio/src/aldec/logical/io_master/tl_small


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40/40g/synopsys


filenames: altera_sl3_phy_adapter.sv/altera_sl3_phy_adapter_c3.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_sl3/src/phy/adapter/aldec


filetypes: dfffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_1588_tod

filenames:
[cell repeats an earlier one in this file: 222 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_s20_htile/tcl

filenames:
[cell repeats an earlier one in this file: 148 characters]


filenames: altera_nios2_custom_instr_slave_bfm_vhdl.vhd/altera_nios2_custom_instr_slave_bfm_vhdl_pkg.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/verification/altera_nios2_custom_instr_slave_bfm_vhdl


filenames: intel_pcie_bas.sv/intel_pcie_lite_bas.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/synopsys/bas


filenames: tx_control_src
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/a10_frl_demo/software


filenames: altera_merlin_arbitrator.sv/altera_merlin_multiplexer.sv.terp/altera_merlin_multiplexer_hw.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/merlin/altera_merlin_multiplexer


filenames: altera_eth_pfc_pause_conversion.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_pfc_pause_conversion/synopsys


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/alt_ntrlkn_4l_3g/aldec

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filenames: cm_rule_cpri_auto.tcl/cm_rule_cpri_auto_tb.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_common_design_example_rules/cm_rule_cpri_auto


filenames: address_decoder_channel/address_decoder_multi_channel/address_decoder_top
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII/rtl/address_decoder/ip_s10


filenames: altera_sync_reset_shift_register.sv/altera_sync_reset_shift_register_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/merlin/altera_sync_reset_shift_register


filenames: pin_mux_arria10.jar
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hps/altera_hps_arria_10/pin_mux_widget


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550_kr/mentor


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e100s10/100g/synopsys/rtl/pcs/tx

filenames:
[cell repeats an earlier one in this file: 184 characters]


filenames: mcgb.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_pll/mcgb_package_s10/tcl


filetypes: fffffffffffffffffffffffdfffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/cadence

filenames:
[cell repeats an earlier one in this file: 997 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/mentor/physical/phy1

filenames:
[cell repeats an earlier one in this file: 353 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G/rtl/phy

filenames:
[cell repeats an earlier one in this file: 126 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/synopsys


filenames: llr_CR=1by3_Z=384_BG1.orig.txt/llr_CR=1by3_Z=384_BG1.txt/msg_CR=1by3_Z=384_BG1.txt
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/c/txt/one_at_tail


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/common/mentor

filenames:
[cell repeats an earlier one in this file: 250 characters]


filenames: 128/64
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/mentor/logical/io_master


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_fifo


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/aldec


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_pip_merge


filenames: basic.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/hwtesting/system_console/basic


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3/example_project/templates

filenames:
[cell repeats an earlier one in this file: 1719 characters]


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/altera_eth_tse/aldec

filenames:
[cell repeats an earlier one in this file: 6283 characters]

filetypes:
[cell repeats an earlier one in this file: 224 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/synopsys


filenames: alt_e40_fc_top.v/alt_e40_rx_fc.v/alt_e40_tx_fc.v/alt_e40_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40emu/40g/aldec/rtl/efc


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_mixer_alpha_merge/synopsys


filenames: altera_eth_xgmii_tsu.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_tsu/mentor


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/alt_ntrlkn_10l_6g/cadence

filenames:
[cell repeats an earlier one in this file: 1806 characters]


filenames: ast/build_stp.tcl/efc/eth/eth_100g_a10.txt/lib/mac/pcs/pfc/pma/pma.a10/ptp
filetypes: dfddfddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/rtl


filenames: class.ptf
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_cs8900


filenames: altera_eth_pkt_backpressure_control.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/mentor


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g_kr4_a10/aldec/common_src

filenames:
[cell repeats an earlier one in this file: 341 characters]


filenames: sequencer_bfm/sequencer_bsp/sequencer_c/sequencer_hps/sequencer_mc/sequencer_pre_compile
filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_qseq/software_110


filenames: altera_eth_tse_mac.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/cadence


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_cic_ii/synopsys/src


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/src/aldec/rx_rq

filenames:
[cell repeats an earlier one in this file: 206 characters]


filenames: altpcied_s10_hwtcl.sv/multi_function
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/ptile/example_design


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_linebuf_ctrl/aldec


filenames: aldec/alt_vip_stream_cleaner_alg_core_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_stream_cleaner_alg_core


filenames: altera_16550_uart.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_16550_uart/cadence/top


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_stream_cleaner_scheduler/mentor


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/rtl/ethernet_traffic_controller/eth_1588_traffic_controller/TrafficController_1588_10g

filenames:
[cell repeats an earlier one in this file: 337 characters]


filenames: alt_vip_common_stream_input.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_stream_input/src_hdl


filenames: alt_vip_cl_mixer_hw.tcl/alt_vip_cl_mixer_sw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_mixer


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/cadence/src_hdl

filenames:
[cell repeats an earlier one in this file: 142 characters]


filetypes: fffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_dp/de_gen/common/clkrec

filenames:
[cell repeats an earlier one in this file: 711 characters]


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/synopsys/altera_rapidio2_native_phy_ip/native_phy_arriav_gz/native_phy_1x


filenames: assignments.tcl.terp
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/arria_10/quartus


filenames: jtag_basic.tcl/main.tcl/report.tcl
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3/example_project/hwtest/common


filenames: alt_vip_crs_422_drop_pad.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_422_drop_pad/aldec/src_hdl


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/seriallite_iii/src/cadence/source

filenames:
[cell repeats an earlier one in this file: 217 characters]


filenames: sysmgr_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hps/hard_peripheral_logical_view/sysmgr


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl/address_decoder/ip_s10/alt_mge_rd_addrdec_mch

filenames:
[cell repeats an earlier one in this file: 555 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/aldec/common

filenames:
[cell repeats an earlier one in this file: 109 characters]


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/rtl/address_decoder/ip_s10/address_decoder_top

filenames:
[cell repeats an earlier one in this file: 478 characters]


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_cdr_pll_s20/tcl

filenames:
[cell repeats an earlier one in this file: 127 characters]


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/verification/avst_credit_snk_bfm

filenames:
  avst_credit_snk_bfm_hw.tcl/credit_api_logic_snk.sv.terp/credit_api_logic_snk_hw.tcl/intf_adapter_avst_credit_snk.sv.terp/intf_adapter_avst_credit_snk_hw.tcl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_const_alg_core/cadence


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/communication/altera_up_avalon_rs232/HAL


filenames: altera_eth_tse_nf_phyip_terminator.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_phyip_terminator/mentor


filetypes: ffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/kr4_sv/synopsys/common_src

filenames:
[cell repeats an earlier one in this file: 391 characters]


filenames: cm_rule_pma_direct_multi_bonded.tcl/cm_rule_pma_direct_multi_bonded_tb.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_common_design_example_rules/cm_rule_pma_direct_multi_bonded


filenames: alt_ehipc2_alias_csr.sv/alt_ehipc2_avmm_32to8.sv/alt_ehipc2_csr.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc2/synopsys/rtl/csr


filetypes: ffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/src/hdmi_2.0/common/synopsys

filenames:
[cell repeats an earlier one in this file: 259 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_pip_bunch


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40c3/hslx/common

filenames:
  aldec/alt_e40_add6t1.v/alt_e40_addc1h1t1.v/alt_e40_addc2h0t1.v/alt_e40_addc2h1t1.v/alt_e40_addc3h2t1.v/alt_e40_addc3h3t1.v/alt_e40_addc3h4t1.v/alt_e40_addc3h5t1.v/alt_e40_addc4h6t1.v/alt_e40_addc5h10t1.v/alt_e40_addc5h11t1.v/alt_e40_adder.v/alt_e40_alignmon32768e8.v/alt_e40_alignmon512e8.v/alt_e40_altera_std_synchronizer_nocut.v/alt_e40_and11t2.v/alt_e40_and2t0.v/alt_e40_and2t1.v/alt_e40_and3t0.v/alt_e40_and3t1.v/alt_e40_and4t0.v/alt_e40_and4t1.v/alt_e40_and5t0.v/alt_e40_and5t1.v/alt_e40_and6t0.v/alt_e40_and6t1.v/alt_e40_and8t2.v/alt_e40_and9t2.v/alt_e40_avmm_combine.v/alt_e40_cnt10_valid.v/alt_e40_cnt10c.v/alt_e40_cnt2c.v/alt_e40_cnt3c.v/alt_e40_cnt4c.v/alt_e40_cnt5.v/alt_e40_cnt5c.v/alt_e40_cnt6.v/alt_e40_cnt6c.v/alt_e40_cnt6cd.v/alt_e40_cnt6i.v/alt_e40_cnt6ic.v/alt_e40_cnt7c.v/alt_e40_cnt8ci.v/alt_e40_compressor_4to3.v/alt_e40_crc32_acc_2_t2.v/alt_e40_crc32_da_2_t6.v/alt_e40_crc32_f_2_t15.v/alt_e40_crc32_rb_1_t2.v/alt_e40_crc32_rb_2_t2.v/alt_e40_crc32_rb_4_t2.v/alt_e40_crc32_rba_t6.v/alt_e40_crc32_s64_t2.v/alt_e40_crc32_w_2_t9.v/alt_e40_crc32_z64_1_t2.v/alt_e40_crc32_z64_2_t2.v/alt_e40_crccmp33w1t3.v/alt_e40_crccmp33w2t3.v/alt_e40_crcpt.v/alt_e40_dec4t1.v/alt_e40_delay13w32c.v/alt_e40_delay13w64.v/alt_e40_delay13w64c.v/alt_e40_delay13w8c.v/alt_e40_delay16w1.v/alt_e40_delay18w2.v/alt_e40_delay18w64c.v/alt_e40_delay19w2.v/alt_e40_delay19w64.v/alt_e40_delay1w1.v/alt_e40_delay1w4.v/alt_e40_delay29w1.v/alt_e40_delay2w1.v/alt_e40_delay2w2.v/alt_e40_delay2w34.v/alt_e40_delay2w4.v/alt_e40_delay2w5.v/alt_e40_delay2w9.v/alt_e40_delay3w1.v/alt_e40_delay3w34c.v/alt_e40_delay3w64c.v/alt_e40_delay4w1.v/alt_e40_delay4w2.v/alt_e40_delay4w64c.v/alt_e40_delay5w2.v/alt_e40_delay6w1.v/alt_e40_delay6w11c.v/alt_e40_delay6w64c.v/alt_e40_delay7w44c.v/alt_e40_delay8w1.v/alt_e40_delay9w6c.v/alt_e40_delay_reg.v/alt_e40_descram128.v/alt_e40_dip8_32.v/alt_e40_ebip2.v/alt_e40_ecrcins.v/alt_e40_edesk4.v/alt_e40_epcs_rxg.v/alt_e40_eq20t3.v/alt_e40_eq2t0.v/alt_e40_eq2t1.v/alt_e40_eq33t3.v/alt_e40_eq3t0.v/alt_e40_eq3t1.v/alt_e40_eq4t1.v/alt_e40_eq9t2.v/alt_e40_eq_10_const.v/alt_e40_eqc15h7cfbt2.v/alt_e40_eqc15h7fe8t2.v/alt_e40_eqc15h7ffbt2.v/alt_e40_eqc19h4e1fbt2.v/alt_e40_eqc4h0t1.v/alt_e40_eqc4h5t1.v/alt_e40_eqc4h9t1.v/alt_e40_eqc4hft1.v/alt_e40_eqc5h07t1.v/alt_e40_eqc5h08t1.v/alt_e40_eqc5h0dt1.v/alt_e40_eqc5h0ft1.v/alt_e40_eqc5h18t1.v/alt_e40_eqc5h1bt1.v/alt_e40_eqc5h1dt1.v/alt_e40_eqc5h1ft1.v/alt_e40_eqc8h00t2.v/alt_e40_eqc9h0d5t2.v/alt_e40_eqc9h1e8t2.v/alt_e40_eqc9h1fbt2.v/alt_e40_eqc9h1fdt2.v/alt_e40_etag2_20_22.v/alt_e40_etag2_21_23.v/alt_e40_etagid.v/alt_e40_etagro4.v/alt_e40_ethdec.v/alt_e40_extended_stats_vector.v/alt_e40_fd07ins.v/alt_e40_flagover2t2.v/alt_e40_fmon8.v/alt_e40_frame_1024to1518b.v/alt_e40_frame_128to255b.v/alt_e40_frame_1519tomax.v/alt_e40_frame_256to511b.v/alt_e40_frame_512to1023b.v/alt_e40_frame_64b.v/alt_e40_frame_65to127b.v/alt_e40_frmwatch.v/alt_e40_gte_with_const_16b.v/alt_e40_hw_reg.v/alt_e40_inpkt2t1.v/alt_e40_locklag5.v/alt_e40_lte.v/alt_e40_lte_with_const_16b.v/alt_e40_metronome1280.v/alt_e40_metronome32000.v/alt_e40_metronome320000.v/alt_e40_metronome32768.v/alt_e40_metronome512.v/alt_e40_metronome81920.v/alt_e40_mlab11a3r1w1.v/alt_e40_mlab16a1r1w1.v/alt_e40_mlab2a5r1w1.v/alt_e40_mlab32a4r1w1.v/alt_e40_mlab34a2r1w1.v/alt_e40_mlab44a3r1w1.v/alt_e40_mlab64a2r1w1.v/alt_e40_mlab64a3r1w1.v/alt_e40_mlab64a4r1w1.v/alt_e40_mlab64a5r1w1.v/alt_e40_mlab69a5r1w1.v/alt_e40_mlab6a3r1w1.v/alt_e40_mlab8a4r1w1.v/alt_e40_mlab_32word_32bit.v/alt_e40_mtywipe.v/alt_e40_mtywipe_comb.v/alt_e40_mux2w1t0s0.v/alt_e40_mux2w1t0s1.v/alt_e40_mux2w1t0s2.v/alt_e40_mux2w1t1s2.v/alt_e40_mux2w2t0s0.v/alt_e40_mux2w2t0s1.v/alt_e40_mux2w2t1s1.v/alt_e40_mux2w32t0s0.v/alt_e40_mux2w32t0s1.v/alt_e40_mux2w32t0s2.v/alt_e40_mux2w32t1s2.v/alt_e40_mux2w40t0s0.v/alt_e40_mux2w40t0s1.v/alt_e40_mux2w40t1s1.v/alt_e40_mux2w56t0s0.v/alt_e40_mux2w56t1s0.v/alt_e40_mux2w66t0s0.v/alt_e40_mux2w66t0s1.v/alt_e40_mux2w66t1s1.v/alt_e40_mux2w7t0s0.v/alt_e40_mux2w7t0s1.v/alt_e40_mux2w7t1s1.v/alt_e40_mux2w8t0s0.v/alt_e40_mux2w8t1s0.v/alt_e40_mux2w8t2s0.v/alt_e40_mux2w9t0s0.v/alt_e40_mux2w9t0s1.v/alt_e40_mux2w9t1s1.v/alt_e40_mux4w1t0s0.v/alt_e40_mux4w3t0s0.v/alt_e40_mux4w3t0s1.v/alt_e40_mux4w3t1s1.v/alt_e40_mux4w66t0s0.v/alt_e40_mux4w66t0s1.v/alt_e40_mux4w66t1s1.v/alt_e40_mux4w8t0s0.v/alt_e40_mux4w8t1s0.v/alt_e40_mux4w8t2s0.v/alt_e40_mux4w9t0s0.v/alt_e40_mux4w9t1s0.v/alt_e40_mux8w9t2s0.v/alt_e40_mx16r.v/alt_e40_mx4r.v/alt_e40_octets_ok.v/alt_e40_ohbin4.v/alt_e40_ohbin8.v/alt_e40_opp25t3.v/alt_e40_opp2t0.v/alt_e40_opp2t1.v/alt_e40_opp32t3.v/alt_e40_opp3t0.v/alt_e40_opp3t1.v/alt_e40_or16t2.v/alt_e40_or1t0.v/alt_e40_or1t1.v/alt_e40_or1t2.v/alt_e40_or2t0.v/alt_e40_or2t1.v/alt_e40_or2t2.v/alt_e40_or4t0.v/alt_e40_or4t1.v/alt_e40_or8t2.v/alt_e40_pcs_ber.v/alt_e40_pcs_ber_cnt_ns.v/alt_e40_pcs_ber_sm.v/alt_e40_pcs_encoder.v/alt_e40_perminv4.v/alt_e40_pipeline_adder_16b.v/alt_e40_pulse128.v/alt_e40_pulse16.v/alt_e40_pulse2.v/alt_e40_pulse64.v/alt_e40_pulse_stretcher.v/alt_e40_pulse_transfer.v/alt_e40_readmii2.v/alt_e40_ready_skid.v/alt_e40_reset_synchronizer.v/alt_e40_ripple16.v/alt_e40_scfifo_mlab.v/alt_e40_scram128.v/alt_e40_shr88s3h8.v/alt_e40_stat_ram_16x64b.v/alt_e40_stats_counters.v/alt_e40_status_sync.v/alt_e40_subc2h0t1.v/alt_e40_subc2h2t1.v/alt_e40_subc3h3t1.v/alt_e40_subc3h4t1.v/alt_e40_subc3h6t1.v/alt_e40_subc4hat1.v/alt_e40_subc5h0ft1.v/alt_e40_subc5h10t1.v/alt_e40_sv.v/alt_e40_sync16m.v/alt_e40_sync1r1.v/alt_e40_sync1r2.v/alt_e40_sync2r2.v/alt_e40_sync_read.v/alt_e40_sync_regs_m2.v/alt_e40_synchronizer.v/alt_e40_twodel69.v/alt_e40_tx_fc_arbiter_ctrl.v/alt_e40_tx_fc_ctrl.v/alt_e40_tx_fc_onoff_ctrl.v/alt_e40_tx_fc_pb_conv.v/alt_e40_tx_fc_pb_timer.v/alt_e40_wys_lut.v/alt_e40_xor1t0.v/alt_e40_xor1t1.v/alt_e40_xor2t0.v/alt_e40_xor2t1.v/alt_e40_xor3t0.v/alt_e40_xor3t1.v/alt_e40_xor4t0.v/alt_e40_xor4t1.v/alt_e40_xor5t0.v/alt_e40_xor5t1.v/alt_e40_xor6t0.v/alt_e40_xor6t1.v/cadence/mentor/synopsys

filetypes:
  dfffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffddd


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/quartus/common/devinfo/14nm/nd0
filenames:
  bcm2bits_db/db_nd0_e_gt_eccnfbga1152c_parasitic.db/db_nd0_e_gtfbga1152c_parasitic.db/db_nd0_h_gxfbga1152_parasitic.db/db_nd0_h_sxfbga1152_parasitic.db/db_nd0fbga1152c_parasitic.db/ddb_nd0-1_reva_900mv_0c.dmf.ddb/ddb_nd0-1_reva_900mv_100c.dmf.ddb/ddb_nd0-1_reva_900mv_110c.dmf.ddb/ddb_nd0-1_reva_900mv_125c.dmf.ddb/ddb_nd0-1_reva_900mv_n40c.dmf.ddb/ddb_nd0-1_reva_vid1_0c.dmf.ddb/ddb_nd0-1_reva_vid1_100c.dmf.ddb/ddb_nd0-1_reva_vid1_110c.dmf.ddb/ddb_nd0-1_reva_vid1_125c.dmf.ddb/ddb_nd0-1_reva_vid1_n40c.dmf.ddb/ddb_nd0-1_revb_900mv_0c.dmf.ddb/ddb_nd0-1_revb_900mv_100c.dmf.ddb/ddb_nd0-1_revb_900mv_110c.dmf.ddb/ddb_nd0-1_revb_900mv_125c.dmf.ddb/ddb_nd0-1_revb_900mv_n40c.dmf.ddb/ddb_nd0-1_revb_vid1_0c.dmf.ddb/ddb_nd0-1_revb_vid1_100c.dmf.ddb/ddb_nd0-1_revb_vid1_110c.dmf.ddb/ddb_nd0-1_revb_vid1_125c.dmf.ddb/ddb_nd0-1_revb_vid1_n40c.dmf.ddb/ddb_nd0-1_reves_900mv_0c.dmf.ddb/ddb_nd0-1_reves_900mv_100c.dmf.ddb/ddb_nd0-1_reves_900mv_110c.dmf.ddb/ddb_nd0-1_reves_900mv_125c.dmf.ddb/ddb_nd0-1_reves_900mv_n40c.dmf.ddb/ddb_nd0-1_reves_vid1_0c.dmf.ddb/ddb_nd0-1_reves_vid1_100c.dmf.ddb/ddb_nd0-1_reves_vid1_110c.dmf.ddb/ddb_nd0-1_reves_vid1_125c.dmf.ddb/ddb_nd0-1_reves_vid1_n40c.dmf.ddb/ddb_nd0-1_revesa_900mv_0c.dmf.ddb/ddb_nd0-1_revesa_900mv_100c.dmf.ddb/ddb_nd0-1_revesa_900mv_110c.dmf.ddb/ddb_nd0-1_revesa_900mv_125c.dmf.ddb/ddb_nd0-1_revesa_900mv_n40c.dmf.ddb/ddb_nd0-1_revesa_vid1_0c.dmf.ddb/ddb_nd0-1_revesa_vid1_100c.dmf.ddb/ddb_nd0-1_revesa_vid1_110c.dmf.ddb/ddb_nd0-1_revesa_vid1_125c.dmf.ddb/ddb_nd0-1_revesa_vid1_n40c.dmf.ddb/ddb_nd0-1_revprod_900mv_0c.dmf.ddb/ddb_nd0-1_revprod_900mv_0c_fdi.ddb/ddb_nd0-1_revprod_900mv_100c.dmf.ddb/ddb_nd0-1_revprod_900mv_100c_dem.ddb/ddb_nd0-1_revprod_900mv_100c_fdi.ddb/ddb_nd0-1_revprod_900mv_110c.dmf.ddb/ddb_nd0-1_revprod_900mv_125c.dmf.ddb/ddb_nd0-1_revprod_900mv_n40c.dmf.ddb/ddb_nd0-1_revprod_900mv_n40c_fdi.ddb/ddb_nd0-1_revprod_vid1_0c.dmf.ddb/ddb_nd0-1_revprod_vid1_0c_fdi.ddb/ddb_nd0-1_revprod_vid1_100c.dmf.ddb/ddb_nd0-1_revprod_vid1_100c_fdi.ddb/ddb_nd0-1_revprod_vid1_110c.dmf.ddb/ddb_nd0-1_revprod_vid1_125c.dmf.ddb/ddb_nd0-1_revprod_vid1_n40c.dmf.ddb/ddb_nd0-1_revprod_vid1_n40c_fdi.ddb/ddb_nd0-2_reva_850mv_0c.dmf.ddb/ddb_nd0-2_reva_850mv_100c.dmf.ddb/ddb_nd0-2_reva_850mv_110c.dmf.ddb/ddb_nd0-2_reva_850mv_125c.dmf.ddb/ddb_nd0-2_reva_850mv_n40c.dmf.ddb/ddb_nd0-2_reva_900mv_0c.dmf.ddb/ddb_nd0-2_reva_900mv_0c_fdi.ddb/ddb_nd0-2_reva_900mv_100c.dmf.ddb/ddb_nd0-2_reva_900mv_100c_dem.ddb/ddb_nd0-2_reva_900mv_100c_fdi.ddb/ddb_nd0-2_reva_900mv_110c.dmf.ddb/ddb_nd0-2_reva_900mv_125c.dmf.ddb/ddb_nd0-2_reva_900mv_n40c.dmf.ddb/ddb_nd0-2_reva_900mv_n40c_fdi.ddb/ddb_nd0-2_reva_vid2_0c.dmf.ddb/ddb_nd0-2_reva_vid2_100c.dmf.ddb/ddb_nd0-2_reva_vid2_110c.dmf.ddb/ddb_nd0-2_reva_vid2_125c.dmf.ddb/ddb_nd0-2_reva_vid2_n40c.dmf.ddb/ddb_nd0-2_revb_850mv_0c.dmf.ddb/ddb_nd0-2_revb_850mv_100c.dmf.ddb/ddb_nd0-2_revb_850mv_110c.dmf.ddb/ddb_nd0-2_revb_850mv_125c.dmf.ddb/ddb_nd0-2_revb_850mv_n40c.dmf.ddb/ddb_nd0-2_revb_900mv_0c.dmf.ddb/ddb_nd0-2_revb_900mv_100c.dmf.ddb/ddb_nd0-2_revb_900mv_110c.dmf.ddb/ddb_nd0-2_revb_900mv_125c.dmf.ddb/ddb_nd0-2_revb_900mv_n40c.dmf.ddb/ddb_nd0-2_revb_vid2_0c.dmf.ddb/ddb_nd0-2_revb_vid2_100c.dmf.ddb/ddb_nd0-2_revb_vid2_110c.dmf.ddb/ddb_nd0-2_revb_vid2_125c.dmf.ddb/ddb_nd0-2_revb_vid2_n40c.dmf.ddb/ddb_nd0-2_reves_850mv_0c.dmf.ddb/ddb_nd0-2_reves_850mv_100c.dmf.ddb/ddb_nd0-2_reves_850mv_110c.dmf.ddb/ddb_nd0-2_reves_850mv_125c.dmf.ddb/ddb_nd0-2_reves_850mv_n40c.dmf.ddb/ddb_nd0-2_reves_900mv_0c.dmf.ddb/ddb_nd0-2_reves_900mv_100c.dmf.ddb/ddb_nd0-2_reves_900mv_110c.dmf.ddb/ddb_nd0-2_reves_900mv_125c.dmf.ddb/ddb_nd0-2_reves_900mv_n40c.dmf.ddb/ddb_nd0-2_reves_vid2_0c.dmf.ddb/ddb_nd0-2_reves_vid2_100c.dmf.ddb/ddb_nd0-2_reves_vid2_110c.dmf.ddb/ddb_nd0-2_reves_vid2_125c.dmf.ddb/ddb_nd0-2_reves_vid2_n40c.dmf.ddb/ddb_nd0-2_revesa_850mv_0c.dmf.ddb/ddb_nd0-2_revesa_850mv_100c.dmf.ddb/ddb_nd0-2_revesa_850mv_110c.dmf.ddb/ddb_nd0-2_revesa_850mv_125c.dmf.ddb/ddb_nd0-2_revesa_850mv_n40c.dmf.ddb/ddb_nd0-2_revesa_900mv_0c.dmf.ddb/ddb_nd0-2_revesa_900mv_100c.dmf.ddb/ddb_nd0-2_revesa_900mv_110c.dmf.ddb/ddb_nd0-2_revesa_900mv_125c.dmf.ddb/ddb_nd0-2_revesa_900mv_n40c.dmf.ddb/ddb_nd0-2_revesa_vid2_0c.dmf.ddb/ddb_nd0-2_revesa_vid2_100c.dmf.ddb/ddb_nd0-2_revesa_vid2_110c.dmf.ddb/ddb_nd0-2_revesa_vid2_125c.dmf.ddb/ddb_nd0-2_revesa_vid2_n40c.dmf.ddb/ddb_nd0-2_revprod_850mv_0c.dmf.ddb/ddb_nd0-2_revprod_850mv_0c_fdi.ddb/ddb_nd0-2_revprod_850mv_100c.dmf.ddb/ddb_nd0-2_revprod_850mv_100c_dem.ddb/ddb_nd0-2_revprod_850mv_100c_fdi.ddb/ddb_nd0-2_revprod_850mv_110c.dmf.ddb/ddb_nd0-2_revprod_850mv_125c.dmf.ddb/ddb_nd0-2_revprod_850mv_n40c.dmf.ddb/ddb_nd0-2_revprod_850mv_n40c_fdi.ddb/ddb_nd0-2_revprod_900mv_0c.dmf.ddb/ddb_nd0-2_revprod_900mv_0c_fdi.ddb/ddb_nd0-2_revprod_900mv_100c.dmf.ddb/ddb_nd0-2_revprod_900mv_100c_dem.ddb/ddb_nd0-2_revprod_900mv_100c_fdi.ddb/ddb_nd0-2_revprod_900mv_110c.dmf.ddb/ddb_nd0-2_revprod_900mv_125c.dmf.ddb/ddb_nd0-2_revprod_900mv_n40c.dmf.ddb/ddb_nd0-2_revprod_900mv_n40c_fdi.ddb/ddb_nd0-2_revprod_vid2_0c.dmf.ddb/ddb_nd0-2_revprod_vid2_0c_fdi.ddb/ddb_nd0-2_revprod_vid2_100c.dmf.ddb/ddb_nd0-2_revprod_vid2_100c_fdi.ddb/ddb_nd0-2_revprod_vid2_110c.dmf.ddb/ddb_nd0-2_revprod_vid2_125c.dmf.ddb/ddb_nd0-2_revprod_vid2_n40c.dmf.ddb/ddb_nd0-2_revprod_vid2_n40c_fdi.ddb/ddb_nd0-3_reva_850mv_0c.dmf.ddb/ddb_nd0-3_reva_850mv_100c.dmf.ddb/ddb_nd0-3_reva_850mv_110c.dmf.ddb/ddb_nd0-3_reva_850mv_125c.dmf.ddb/ddb_nd0-3_reva_850mv_n40c.dmf.ddb/ddb_nd0-3_reva_900mv_0c.dmf.ddb/ddb_nd0-3_reva_900mv_100c.dmf.ddb/ddb_nd0-3_reva_900mv_110c.dmf.ddb/ddb_nd0-3_reva_900mv_125c.dmf.ddb/ddb_nd0-3_reva_900mv_n40c.dmf.ddb/ddb_nd0-3_reva_vid3a_0c.dmf.ddb/ddb_nd0-3_reva_vid3a_100c.dmf.ddb/ddb_nd0-3_reva_vid3a_110c.dmf.ddb/ddb_nd0-3_reva_vid3a_125c.dmf.ddb/ddb_nd0-3_reva_vid3a_n40c.dmf.ddb/ddb_nd0-3_revb_850mv_0c.dmf.ddb/ddb_nd0-3_revb_850mv_100c.dmf.ddb/ddb_nd0-3_revb_850mv_110c.dmf.ddb/ddb_nd0-3_revb_850mv_125c.dmf.ddb/ddb_nd0-3_revb_850mv_n40c.dmf.ddb/ddb_nd0-3_revb_900mv_0c.dmf.ddb/ddb_nd0-3_revb_900mv_100c.dmf.ddb/ddb_nd0-3_revb_900mv_110c.dmf.ddb/ddb_nd0-3_revb_900mv_125c.dmf.ddb/ddb_nd0-3_revb_900mv_n40c.dmf.ddb/ddb_nd0-3_revb_vid3a_0c.dmf.ddb/ddb_nd0-3_revb_vid3a_100c.dmf.ddb/ddb_nd0-3_revb_vid3a_110c.dmf.ddb/ddb_nd0-3_revb_vid3a_125c.dmf.ddb/ddb_nd0-3_revb_vid3a_n40c.dmf.ddb/ddb_nd0-3_reves_850mv_0c.dmf.ddb/ddb_nd0-3_reves_850mv_100c.dmf.ddb/ddb_nd0-3_reves_850mv_110c.dmf.ddb/ddb_nd0-3_reves_850mv_125c.dmf.ddb/ddb_nd0-3_reves_850mv_n40c.dmf.ddb/ddb_nd0-3_reves_900mv_0c.dmf.ddb/ddb_nd0-3_reves_900mv_100c.dmf.ddb/ddb_nd0-3_reves_900mv_110c.dmf.ddb/ddb_nd0-3_reves_900mv_125c.dmf.ddb/ddb_nd0-3_reves_900mv_n40c.dmf.ddb/ddb_nd0-3_reves_vid3a_0c.dmf.ddb/ddb_nd0-3_reves_vid3a_100c.dmf.ddb/ddb_nd0-3_reves_vid3a_110c.dmf.ddb/ddb_nd0-3_reves_vid3a_125c.dmf.ddb/ddb_nd0-3_reves_vid3a_n40c.dmf.ddb/ddb_nd0-3_revesa_850mv_0c.dmf.ddb/ddb_nd0-3_revesa_850mv_100c.dmf.ddb/ddb_nd0-3_revesa_850mv_110c.dmf.ddb/ddb_nd0-3_revesa_850mv_125c.dmf.ddb/ddb_nd0-3_revesa_850mv_n40c.dmf.ddb/ddb_nd0-3_revesa_900mv_0c.dmf.ddb/ddb_nd0-3_revesa_900mv_100c.dmf.ddb/ddb_nd0-3_revesa_900mv_110c.dmf.ddb/ddb_nd0-3_revesa_900mv_125c.dmf.ddb/ddb_nd0-3_revesa_900mv_n40c.dmf.ddb/ddb_nd0-3_revesa_vid3a_0c.dmf.ddb/ddb_nd0-3_revesa_vid3a_100c.dmf.ddb/ddb_nd0-3_revesa_vid3a_110c.dmf.ddb/ddb_nd0-3_revesa_vid3a_125c.dmf.ddb/ddb_nd0-3_revesa_vid3a_n40c.dmf.ddb/ddb_nd0-3_revprod_850mv_0c.dmf.ddb/ddb_nd0-3_revprod_850mv_0c_fdi.ddb/ddb_nd0-3_revprod_850mv_100c.dmf.ddb/ddb_nd0-3_revprod_850mv_100c_dem.ddb/ddb_nd0-3_revprod_850mv_100c_fdi.ddb/ddb_nd0-3_revprod_850mv_110c.dmf.ddb/ddb_nd0-3_revprod_850mv_125c.dmf.ddb/ddb_nd0-3_revprod_850mv_n40c.dmf.ddb/ddb_nd0-3_revprod_850mv_n40c_fdi.ddb/ddb_nd0-3_revprod_900mv_0c.dmf.ddb/ddb_nd0-3_revprod_900mv_0c_fdi.ddb/ddb_nd0-3_revprod_900mv_100c.dmf.ddb/ddb_nd0-3_revprod_900mv_100c_dem.ddb/ddb_nd0-3_revprod_900mv_100c_fdi.ddb/ddb_nd0-3_revprod_900mv_110c.dmf.ddb/ddb_nd0-3_revprod_900mv_125c.dmf.ddb/ddb_nd0-3_revprod_900mv_n40c.dmf.ddb/ddb_nd0-3_revprod_900mv_n40c_fdi.ddb/ddb_nd0-3_revprod_vid3a_0c.dmf.ddb/ddb_nd0-3_revprod_vid3a_0c_fdi.ddb/ddb_nd0-3_revprod_vid3a_100c.dmf.ddb/ddb_nd0-3_revprod_vid3a_100c_fdi.ddb/ddb_nd0-3_revprod_vid3a_110c.dmf.ddb/ddb_nd0-3_revprod_vid3a_125c.dmf.ddb/ddb_nd0-3_revprod_vid3a_n40c.dmf.ddb/ddb_nd0-3_revprod_vid3a_n40c_fdi.ddb/ddb_nd0-ff_reva_800mv_0c.dmf.ddb/ddb_nd0-ff_reva_800mv_100c.dmf.ddb/ddb_nd0-ff_reva_800mv_110c.dmf.ddb/ddb_nd0-ff_reva_800mv_125c.dmf.ddb/ddb_nd0-ff_reva_800mv_n40c.dmf.ddb/ddb_nd0-ff_reva_850mv_0c.dmf.ddb/ddb_nd0-ff_reva_850mv_100c.dmf.ddb/ddb_nd0-ff_reva_850mv_110c.dmf.ddb/ddb_nd0-ff_reva_850mv_125c.dmf.ddb/ddb_nd0-ff_reva_850mv_n40c.dmf.ddb/ddb_nd0-ff_reva_900mv_0c.dmf.ddb/ddb_nd0-ff_reva_900mv_100c.dmf.ddb/ddb_nd0-ff_reva_900mv_110c.dmf.ddb/ddb_nd0-ff_reva_900mv_125c.dmf.ddb/ddb_nd0-ff_reva_900mv_n40c.dmf.ddb/ddb_nd0-ff_reva_vid1_0c.dmf.ddb/ddb_nd0-ff_reva_vid1_100c.dmf.ddb/ddb_nd0-ff_reva_vid1_110c.dmf.ddb/ddb_nd0-ff_reva_vid1_125c.dmf.ddb/ddb_nd0-ff_reva_vid1_n40c.dmf.ddb/ddb_nd0-ff_revb_800mv_0c.dmf.ddb/ddb_nd0-ff_revb_800mv_100c.dmf.ddb/ddb_nd0-ff_revb_800mv_110c.dmf.ddb/ddb_nd0-ff_revb_800mv_125c.dmf.ddb/ddb_nd0-ff_revb_800mv_n40c.dmf.ddb/ddb_nd0-ff_revb_850mv_0c.dmf.ddb/ddb_nd0-ff_revb_850mv_100c.dmf.ddb/ddb_nd0-ff_revb_850mv_110c.dmf.ddb/ddb_nd0-ff_revb_850mv_125c.dmf.ddb/ddb_nd0-ff_revb_850mv_n40c.dmf.ddb/ddb_nd0-ff_revb_900mv_0c.dmf.ddb/ddb_nd0-ff_revb_900mv_100c.dmf.ddb/ddb_nd0-ff_revb_900mv_110c.dmf.ddb/ddb_nd0-ff_revb_900mv_125c.dmf.ddb/ddb_nd0-ff_revb_900mv_n40c.dmf.ddb/ddb_nd0-ff_revb_vid1_0c.dmf.ddb/ddb_nd0-ff_revb_vid1_100c.dmf.ddb/ddb_nd0-ff_revb_vid1_110c.dmf.ddb/ddb_nd0-ff_revb_vid1_125c.dmf.ddb/ddb_nd0-ff_revb_vid1_n40c.dmf.ddb/ddb_nd0-ff_reves_800mv_0c.dmf.ddb/ddb_nd0-ff_reves_800mv_100c.dmf.ddb/ddb_nd0-ff_reves_800mv_110c.dmf.ddb/ddb_nd0-ff_reves_800mv_125c.dmf.ddb/ddb_nd0-ff_reves_800mv_n40c.dmf.ddb/ddb_nd0-ff_reves_850mv_0c.dmf.ddb/ddb_nd0-ff_reves_850mv_100c.dmf.ddb/ddb_nd0-ff_reves_850mv_110c.dmf.ddb/ddb_nd0-ff_reves_850mv_125c.dmf.ddb/ddb_nd0-ff_reves_850mv_n40c.dmf.ddb/ddb_nd0-ff_reves_900mv_0c.dmf.ddb/ddb_nd0-ff_reves_900mv_100c.dmf.ddb/ddb_nd0-ff_reves_900mv_110c.dmf.ddb/ddb_nd0-ff_reves_900mv_125c.dmf.ddb/ddb_nd0-ff_reves_900mv_n40c.dmf.ddb/ddb_nd0-ff_reves_vid1_0c.dmf.ddb/ddb_nd0-ff_reves_vid1_100c.dmf.ddb/ddb_nd0-ff_reves_vid1_110c.dmf.ddb/ddb_nd0-ff_reves_vid1_125c.dmf.ddb/ddb_nd0-ff_reves_vid1_n40c.dmf.ddb/ddb_nd0-ff_revesa_800mv_0c.dmf.ddb/ddb_nd0-ff_revesa_800mv_100c.dmf.ddb/ddb_nd0-ff_revesa_800mv_110c.dmf.ddb/ddb_nd0-ff_revesa_800mv_125c.dmf.ddb/ddb_nd0-ff_revesa_800mv_n40c.dmf.ddb/ddb_nd0-ff_revesa_850mv_0c.dmf.ddb/ddb_nd0-ff_revesa_850mv_100c.dmf.ddb/ddb_nd0-ff_revesa_850mv_110c.dmf.ddb/ddb_nd0-ff_revesa_850mv_125c.dmf.ddb/ddb_nd0-ff_revesa_850mv_n40c.dmf.ddb/ddb_nd0-ff_revesa_900mv_0c.dmf.ddb/ddb_nd0-ff_revesa_900mv_100c.dmf.ddb/ddb_nd0-ff_revesa_900mv_110c.dmf.ddb/ddb_nd0-ff_revesa_900mv_125c.dmf.ddb/ddb_nd0-ff_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ff_revesa_vid1_0c.dmf.ddb/ddb_nd0-ff_revesa_vid1_100c.dmf.ddb/ddb_nd0-ff_revesa_vid1_110c.dmf.ddb/ddb_nd0-ff_revesa_vid1_125c.dmf.ddb/ddb_nd0-ff_revesa_vid1_n40c.dmf.ddb/ddb_nd0-ff_revprod_800mv_0c.dmf.ddb/ddb_nd0-ff_revprod_800mv_100c.dmf.ddb/ddb_nd0-ff_revprod_800mv_110c.dmf.ddb/ddb_nd0-ff_revprod_800mv_125c.dmf.ddb/ddb_nd0-ff_revprod_800mv_n40c.dmf.ddb/ddb_nd0-ff_revprod_850mv_0c.dmf.ddb/ddb_nd0-ff_revprod_850mv_100c.dmf.ddb/ddb_nd0-ff_revprod_850mv_110c.dmf.ddb/ddb_nd0-ff_revprod_850mv_125c.dmf.ddb/ddb_nd0-ff_revprod_850mv_n40c.dmf.ddb/ddb_nd0-ff_revprod_900mv_0c.dmf.ddb/ddb_nd0-ff_revprod_900mv_100c.dmf.ddb/ddb_nd0-ff_revprod_900mv_110c.dmf.ddb/ddb_nd0-ff_revprod_900mv_125c.dmf.ddb/ddb_nd0-ff_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ff_revprod_vid1_0c.dmf.ddb/ddb_nd0-ff_revprod_vid1_100c.dmf.ddb/ddb_nd0-ff_revprod_vid1_110c.dmf.ddb/ddb_nd0-ff_revprod_vid1_125c.dmf.ddb/ddb_nd0-ff_revprod_vid1_n40c.dmf.ddb/ddb_nd0-ffbin_reva_800mv_0c.dmf.ddb/ddb_nd0-ffbin_reva_800mv_100c.dmf.ddb/ddb_nd0-ffbin_reva_800mv_110c.dmf.ddb/ddb_nd0-ffbin_reva_800mv_125c.dmf.ddb/ddb_nd0-ffbin_reva_800mv_n40c.dmf.ddb/ddb_nd0-ffbin_reva_850mv_0c.dmf.ddb/ddb_nd0-ffbin_reva_850mv_100c.dmf.ddb/ddb_nd0-ffbin_reva_850mv_110c.dmf.ddb/ddb_nd0-ffbin_reva_850mv_125c.dmf.ddb/ddb_nd0-ffbin_reva_850mv_n40c.dmf.ddb/ddb_nd0-ffbin_reva_900mv_0c.dmf.ddb/ddb_nd0-ffbin_reva_900mv_100c.dmf.ddb/ddb_nd0-ffbin_reva_900mv_110c.dmf.ddb/ddb_nd0-ffbin_reva_900mv_125c.dmf.ddb/ddb_nd0-ffbin_reva_900mv_n40c.dmf.ddb/ddb_nd0-ffbin_reva_vid1_0c.dmf.ddb/ddb_nd0-ffbin_reva_vid1_100c.dmf.ddb/ddb_nd0-ffbin_reva_vid1_110c.dmf.ddb/ddb_nd0-ffbin_reva_vid1_125c.dmf.ddb/ddb_nd0-ffbin_reva_vid1_n40c.dmf.ddb/ddb_nd0-ffbin_revb_800mv_0c.dmf.ddb/ddb_nd0-ffbin_revb_800mv_100c.dmf.ddb/ddb_nd0-ffbin_revb_800mv_110c.dmf.ddb/ddb_nd0-ffbin_revb_800mv_125c.dmf.ddb/ddb_nd0-ffbin_revb_800mv_n40c.dmf.ddb/ddb_nd0-ffbin_revb_850mv_0c.dmf.ddb/ddb_nd0-ffbin_revb_850mv_100c.dmf.ddb/ddb_nd0-ffbin_revb_850mv_110c.dmf.ddb/ddb_nd0-ffbin_revb_850mv_125c.dmf.ddb/ddb_nd0-ffbin_revb_850mv_n40c.dmf.ddb/ddb_nd0-ffbin_revb_900mv_0c.dmf.ddb/ddb_nd0-ffbin_revb_900mv_100c.dmf.ddb/ddb_nd0-ffbin_revb_900mv_110c.dmf.ddb/ddb_nd0-ffbin_revb_900mv_125c.dmf.ddb/ddb_nd0-ffbin_revb_900mv_n40c.dmf.ddb/ddb_nd0-ffbin_revb_vid1_0c.dmf.ddb/ddb_nd0-ffbin_revb_vid1_100c.dmf.ddb/ddb_nd0-ffbin_revb_vid1_110c.dmf.ddb/ddb_nd0-ffbin_revb_vid1_125c.dmf.ddb/ddb_nd0-ffbin_revb_vid1_n40c.dmf.ddb/ddb_nd0-ffbin_reves_800mv_0c.dmf.ddb/ddb_nd0-ffbin_reves_800mv_100c.dmf.ddb/ddb_nd0-ffbin_reves_800mv_110c.dmf.ddb/ddb_nd0-ffbin_reves_800mv_125c.dmf.ddb/ddb_nd0-ffbin_reves_800mv_n40c.dmf.ddb/ddb_nd0-ffbin_reves_850mv_0c.dmf.ddb/ddb_nd0-ffbin_reves_850mv_100c.dmf.ddb/ddb_nd0-ffbin_reves_850mv_110c.dmf.ddb/ddb_nd0-ffbin_reves_850mv_125c.dmf.ddb/ddb_nd0-ffbin_reves_850mv_n40c.dmf.ddb/ddb_nd0-ffbin_reves_900mv_0c.dmf.ddb/ddb_nd0-ffbin_reves_900mv_100c.dmf.ddb/ddb_nd0-ffbin_reves_900mv_110c.dmf.ddb/ddb_nd0-ffbin_reves_900mv_125c.dmf.ddb/ddb_nd0-ffbin_reves_900mv_n40c.dmf.ddb/ddb_nd0-ffbin_reves_vid1_0c.dmf.ddb/ddb_nd0-ffbin_reves_vid1_100c.dmf.ddb/ddb_nd0-ffbin_reves_vid1_110c.dmf.ddb/ddb_nd0-ffbin_reves_vid1_125c.dmf.ddb/ddb_nd0-ffbin_reves_vid1_n40c.dmf.ddb/ddb_nd0-ffbin_revesa_800mv_0c.dmf.ddb/ddb_nd0-ffbin_revesa_800mv_100c.dmf.ddb/ddb_nd0-ffbin_revesa_800mv_110c.dmf.ddb/ddb_nd0-ffbin_revesa_800mv_125c.dmf.ddb/ddb_nd0-ffbin_revesa_800mv_n40c.dmf.ddb/ddb_nd0-ffbin_revesa_850mv_0c.dmf.ddb/ddb_nd0-ffbin_revesa_850mv_100c.dmf.ddb/ddb_nd0-ffbin_revesa_850mv_110c.dmf.ddb/ddb_nd0-ffbin_revesa_850mv_125c.dmf.ddb/ddb_nd0-ffbin_revesa_850mv_n40c.dmf.ddb/ddb_nd0-ffbin_revesa_900mv_0c.dmf.ddb/ddb_nd0-ffbin_revesa_900mv_100c.dmf.ddb/ddb_nd0-ffbin_revesa_900mv_110c.dmf.ddb/ddb_nd0-ffbin_revesa_900mv_125c.dmf.ddb/ddb_nd0-ffbin_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ffbin_revesa_vid1_0c.dmf.ddb/ddb_nd0-ffbin_revesa_vid1_100c.dmf.ddb/ddb_nd0-ffbin_revesa_vid1_110c.dmf.ddb/ddb_nd0-ffbin_revesa_vid1_125c.dmf.ddb/ddb_nd0-ffbin_revesa_vid1_n40c.dmf.ddb/ddb_nd0-ffbin_revprod_800mv_0c.dmf.ddb/ddb_nd0-ffbin_revprod_800mv_100c.dmf.ddb/ddb_nd0-ffbin_revprod_800mv_110c.dmf.ddb/ddb_nd0-ffbin_revprod_800mv_125c.dmf.ddb/ddb_nd0-ffbin_revprod_800mv_n40c.dmf.ddb/ddb_nd0-ffbin_revprod_850mv_0c.dmf.ddb/ddb_nd0-ffbin_revprod_850mv_100c.dmf.ddb/ddb_nd0-ffbin_revprod_850mv_110c.dmf.ddb/ddb_nd0-ffbin_revprod_850mv_125c.dmf.ddb/ddb_nd0-ffbin_revprod_850mv_n40c.dmf.ddb/ddb_nd0-ffbin_revprod_900mv_0c.dmf.ddb/ddb_nd0-ffbin_revprod_900mv_100c.dmf.ddb/ddb_nd0-ffbin_revprod_900mv_110c.dmf.ddb/ddb_nd0-ffbin_revprod_900mv_125c.dmf.ddb/ddb_nd0-ffbin_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ffbin_revprod_vid1_0c.dmf.ddb/ddb_nd0-ffbin_revprod_vid1_100c.dmf.ddb/ddb_nd0-ffbin_revprod_vid1_110c.dmf.ddb/ddb_nd0-ffbin_revprod_vid1_125c.dmf.ddb/ddb_nd0-ffbin_revprod_vid1_n40c.dmf.ddb/ddb_nd0-ffscaled_reva_800mv_0c.dmf.ddb/ddb_nd0-ffscaled_reva_800mv_100c.dmf.ddb/ddb_nd0-ffscaled_reva_800mv_110c.dmf.ddb/ddb_nd0-ffscaled_reva_800mv_125c.dmf.ddb/ddb_nd0-ffscaled_reva_800mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reva_850mv_0c.dmf.ddb/ddb_nd0-ffscaled_reva_850mv_100c.dmf.ddb/ddb_nd0-ffscaled_reva_850mv_110c.dmf.ddb/ddb_nd0-ffscaled_reva_850mv_125c.dmf.ddb/ddb_nd0-ffscaled_reva_850mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reva_900mv_0c.dmf.ddb/ddb_nd0-ffscaled_reva_900mv_100c.dmf.ddb/ddb_nd0-ffscaled_reva_900mv_110c.dmf.ddb/ddb_nd0-ffscaled_reva_900mv_125c.dmf.ddb/ddb_nd0-ffscaled_reva_900mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reva_vid1_0c.dmf.ddb/ddb_nd0-ffscaled_reva_vid1_100c.dmf.ddb/ddb_nd0-ffscaled_reva_vid1_110c.dmf.ddb/ddb_nd0-ffscaled_reva_vid1_125c.dmf.ddb/ddb_nd0-ffscaled_reva_vid1_n40c.dmf.ddb/ddb_nd0-ffscaled_revb_800mv_0c.dmf.ddb/ddb_nd0-ffscaled_revb_800mv_100c.dmf.ddb/ddb_nd0-ffscaled_revb_800mv_110c.dmf.ddb/ddb_nd0-ffscaled_revb_800mv_125c.dmf.ddb/ddb_nd0-ffscaled_revb_800mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revb_850mv_0c.dmf.ddb/ddb_nd0-ffscaled_revb_850mv_100c.dmf.ddb/ddb_nd0-ffscaled_revb_850mv_110c.dmf.ddb/ddb_nd0-ffscaled_revb_850mv_125c.dmf.ddb/ddb_nd0-ffscaled_revb_850mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revb_900mv_0c.dmf.ddb/ddb_nd0-ffscaled_revb_900mv_100c.dmf.ddb/ddb_nd0-ffscaled_revb_900mv_110c.dmf.ddb/ddb_nd0-ffscaled_revb_900mv_125c.dmf.ddb/ddb_nd0-ffscaled_revb_900mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revb_vid1_0c.dmf.ddb/ddb_nd0-ffscaled_revb_vid1_100c.dmf.ddb/ddb_nd0-ffscaled_revb_vid1_110c.dmf.ddb/ddb_nd0-ffscaled_revb_vid1_125c.dmf.ddb/ddb_nd0-ffscaled_revb_vid1_n40c.dmf.ddb/ddb_nd0-ffscaled_reves_800mv_0c.dmf.ddb/ddb_nd0-ffscaled_reves_800mv_100c.dmf.ddb/ddb_nd0-ffscaled_reves_800mv_110c.dmf.ddb/ddb_nd0-ffscaled_reves_800mv_125c.dmf.ddb/ddb_nd0-ffscaled_reves_800mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reves_850mv_0c.dmf.ddb/ddb_nd0-ffscaled_reves_850mv_100c.dmf.ddb/ddb_nd0-ffscaled_reves_850mv_110c.dmf.ddb/ddb_nd0-ffscaled_reves_850mv_125c.dmf.ddb/ddb_nd0-ffscaled_reves_850mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reves_900mv_0c.dmf.ddb/ddb_nd0-ffscaled_reves_900mv_100c.dmf.ddb/ddb_nd0-ffscaled_reves_900mv_110c.dmf.ddb/ddb_nd0-ffscaled_reves_900mv_125c.dmf.ddb/ddb_nd0-ffscaled_reves_900mv_n40c.dmf.ddb/ddb_nd0-ffscaled_reves_vid1_0c.dmf.ddb/ddb_nd0-ffscaled_reves_vid1_100c.dmf.ddb/ddb_nd0-ffscaled_reves_vid1_110c.dmf.ddb/ddb_nd0-ffscaled_reves_vid1_125c.dmf.ddb/ddb_nd0-ffscaled_reves_vid1_n40c.dmf.ddb/ddb_nd0-ffscaled_revesa_800mv_0c.dmf.ddb/ddb_nd0-ffscaled_revesa_800mv_100c.dmf.ddb/ddb_nd0-ffscaled_revesa_800mv_110c.dmf.ddb/ddb_nd0-ffscaled_revesa_800mv_125c.dmf.ddb/ddb_nd0-ffscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revesa_850mv_0c.dmf.ddb/ddb_nd0-ffscaled_revesa_850mv_100c.dmf.ddb/ddb_nd0-ffscaled_revesa_850mv_110c.dmf.ddb/ddb_nd0-ffscaled_revesa_850mv_125c.dmf.ddb/ddb_nd0-ffscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revesa_900mv_0c.dmf.ddb/ddb_nd0-ffscaled_revesa_900mv_100c.dmf.ddb/ddb_nd0-ffscaled_revesa_900mv_110c.dmf.ddb/ddb_nd0-ffscaled_revesa_900mv_125c.dmf.ddb/ddb_nd0-ffscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revesa_vid1_0c.dmf.ddb/ddb_nd0-ffscaled_revesa_vid1_100c.dmf.ddb/ddb_nd0-ffscaled_revesa_vid1_110c.dmf.ddb/ddb_nd0-ffscaled_revesa_vid1_125c.dmf.ddb/ddb_nd0-ffscaled_revesa_vid1_n40c.dmf.ddb/ddb_nd0-ffscaled_revprod_800mv_0c.dmf.ddb/ddb_nd0-ffscaled_revprod_800mv_100c.dmf.ddb/ddb_nd0-ffscaled_revprod_800mv_110c.dmf.ddb/ddb_nd0-ffscaled_revprod_800mv_125c.dmf.ddb/ddb_nd0-ffscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revprod_850mv_0c.dmf.ddb/ddb_nd0-ffscaled_revprod_850mv_100c.dmf.ddb/ddb_nd0-ffscaled_revprod_850mv_110c.dmf.ddb/ddb_nd0-ffscaled_revprod_850mv_125c.dmf.ddb/ddb_nd0-ffscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revprod_900mv_0c.dmf.ddb/ddb_nd0-ffscaled_revprod_900mv_100c.dmf.ddb/ddb_nd0-ffscaled_revprod_900mv_110c.dmf.ddb/ddb_nd0-ffscaled_revprod_900mv_125c.dmf.ddb/ddb_nd0-ffscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ffscaled_revprod_vid1_0c.dmf.ddb/ddb_nd0-ffscaled_revprod_vid1_100c.dmf.ddb/ddb_nd0-ffscaled_revprod_vid1_110c.dmf.ddb/ddb_nd0-ffscaled_revprod_vid1_125c.dmf.ddb/ddb_nd0-ffscaled_revprod_vid1_n40c.dmf.ddb/ddb_nd0-ii_reva_900mv_0c.dmf.ddb/ddb_nd0-ii_reva_900mv_100c.dmf.ddb/ddb_nd0-ii_reva_900mv_110c.dmf.ddb/ddb_nd0-ii_reva_900mv_125c.dmf.ddb/ddb_nd0-ii_reva_900mv_n40c.dmf.ddb/ddb_nd0-ii_revb_900mv_0c.dmf.ddb/ddb_nd0-ii_revb_900mv_100c.dmf.ddb/ddb_nd0-ii_revb_900mv_110c.dmf.ddb/ddb_nd0-ii_revb_900mv_125c.dmf.ddb/ddb_nd0-ii_revb_900mv_n40c.dmf.ddb/ddb_nd0-ii_reves_900mv_0c.dmf.ddb/ddb_nd0-ii_reves_900mv_100c.dmf.ddb/ddb_nd0-ii_reves_900mv_110c.dmf.ddb/ddb_nd0-ii_reves_900mv_125c.dmf.ddb/ddb_nd0-ii_reves_900mv_n40c.dmf.ddb/ddb_nd0-ii_revesa_900mv_0c.dmf.ddb/ddb_nd0-ii_revesa_900mv_100c.dmf.ddb/ddb_nd0-ii_revesa_900mv_110c.dmf.ddb/ddb_nd0-ii_revesa_900mv_125c.dmf.ddb/ddb_nd0-ii_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ii_revprod_900mv_0c.dmf.ddb/ddb_nd0-ii_revprod_900mv_100c.dmf.ddb/ddb_nd0-ii_revprod_900mv_110c.dmf.ddb/ddb_nd0-ii_revprod_900mv_125c.dmf.ddb/ddb_nd0-ii_revprod_900mv_n40c.dmf.ddb/ddb_nd0-iibin_reva_900mv_0c.dmf.ddb/ddb_nd0-iibin_reva_900mv_100c.dmf.ddb/ddb_nd0-iibin_reva_900mv_110c.dmf.ddb/ddb_nd0-iibin_reva_900mv_125c.dmf.ddb/ddb_nd0-iibin_reva_900mv_n40c.dmf.ddb/ddb_nd0-iibin_revb_900mv_0c.dmf.ddb/ddb_nd0-iibin_revb_900mv_100c.dmf.ddb/ddb_nd0-iibin_revb_900mv_110c.dmf.ddb/ddb_nd0-iibin_revb_900mv_125c.dmf.ddb/ddb_nd0-iibin_revb_900mv_n40c.dmf.ddb/ddb_nd0-iibin_reves_900mv_0c.dmf.ddb/ddb_nd0-iibin_reves_900mv_100c.dmf.ddb/ddb_nd0-iibin_reves_900mv_110c.dmf.ddb/ddb_nd0-iibin_reves_900mv_125c.dmf.ddb/ddb_nd0-iibin_reves_900mv_n40c.dmf.ddb/ddb_nd0-iibin_revesa_900mv_0c.dmf.ddb/ddb_nd0-iibin_revesa_900mv_100c.dmf.ddb/ddb_nd0-iibin_revesa_900mv_110c.dmf.ddb/ddb_nd0-iibin_revesa_900mv_125c.dmf.ddb/ddb_nd0-iibin_revesa_900mv_n40c.dmf.ddb/ddb_nd0-iibin_revprod_900mv_0c.dmf.ddb/ddb_nd0-iibin_revprod_900mv_100c.dmf.ddb/ddb_nd0-iibin_revprod_900mv_110c.dmf.ddb/ddb_nd0-iibin_revprod_900mv_125c.dmf.ddb/ddb_nd0-iibin_revprod_900mv_n40c.dmf.ddb/ddb_nd0-iiscaled_reva_900mv_0c.dmf.ddb/ddb_nd0-iiscaled_reva_900mv_100c.dmf.ddb/ddb_nd0-iiscaled_reva_900mv_110c.dmf.ddb/ddb_nd0-iiscaled_reva_900mv_125c.dmf.ddb/ddb_nd0-iiscaled_reva_900mv_n40c.dmf.ddb/ddb_nd0-iiscaled_revb_900mv_0c.dmf.ddb/ddb_nd0-iiscaled_revb_900mv_100c.dmf.ddb/ddb_nd0-iiscaled_revb_900mv_110c.dmf.ddb/ddb_nd0-iiscaled_revb_900mv_125c.dmf.ddb/ddb_nd0-iiscaled_revb_900mv_n40c.dmf.ddb/ddb_nd0-iiscaled_reves_900mv_0c.dmf.ddb/ddb_nd0-iiscaled_reves_900mv_100c.dmf.ddb/ddb_nd0-iiscaled_reves_900mv_110c.dmf.ddb/ddb_nd0-iiscaled_reves_900mv_125c.dmf.ddb/ddb_nd0-iiscaled_reves_900mv_n40c.dmf.ddb/ddb_nd0-iiscaled_revesa_900mv_0c.dmf.ddb/ddb_nd0-iiscaled_revesa_900mv_100c.dmf.ddb/ddb_nd0-iiscaled_revesa_900mv_110c.dmf.ddb/ddb_nd0-iiscaled_revesa_900mv_125c.dmf.ddb/ddb_nd0-iiscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd0-iiscaled_revprod_900mv_0c.dmf.ddb/ddb_nd0-iiscaled_revprod_900mv_100c.dmf.ddb/ddb_nd0-iiscaled_revprod_900mv_110c.dmf.ddb/ddb_nd0-iiscaled_revprod_900mv_125c.dmf.ddb/ddb_nd0-iiscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd0-m_reva_850mv_0c.dmf.ddb/ddb_nd0-m_reva_850mv_100c.dmf.ddb/ddb_nd0-m_reva_850mv_110c.dmf.ddb/ddb_nd0-m_reva_850mv_125c.dmf.ddb/ddb_nd0-m_reva_850mv_n40c.dmf.ddb/ddb_nd0-m_reva_900mv_0c.dmf.ddb/ddb_nd0-m_reva_900mv_0c_fdi.ddb/ddb_nd0-m_reva_900mv_100c.dmf.ddb/ddb_nd0-m_reva_900mv_100c_fdi.ddb/ddb_nd0-m_reva_900mv_110c.dmf.ddb/ddb_nd0-m_reva_900mv_125c.dmf.ddb/ddb_nd0-m_reva_900mv_n40c.dmf.ddb/ddb_nd0-m_reva_900mv_n40c_fdi.ddb/ddb_nd0-m_revb_850mv_0c.dmf.ddb/ddb_nd0-m_revb_850mv_100c.dmf.ddb/ddb_nd0-m_revb_850mv_110c.dmf.ddb/ddb_nd0-m_revb_850mv_125c.dmf.ddb/ddb_nd0-m_revb_850mv_n40c.dmf.ddb/ddb_nd0-m_revb_900mv_0c.dmf.ddb/ddb_nd0-m_revb_900mv_100c.dmf.ddb/ddb_nd0-m_revb_900mv_110c.dmf.ddb/ddb_nd0-m_revb_900mv_125c.dmf.ddb/ddb_nd0-m_revb_900mv_n40c.dmf.ddb/ddb_nd0-m_reves_850mv_0c.dmf.ddb/ddb_nd0-m_reves_850mv_100c.dmf.ddb/ddb_nd0-m_reves_850mv_110c.dmf.ddb/ddb_nd0-m_reves_850mv_125c.dmf.ddb/ddb_nd0-m_reves_850mv_n40c.dmf.ddb/ddb_nd0-m_reves_900mv_0c.dmf.ddb/ddb_nd0-m_reves_900mv_100c.dmf.ddb/ddb_nd0-m_reves_900mv_110c.dmf.ddb/ddb_nd0-m_reves_900mv_125c.dmf.ddb/ddb_nd0-m_reves_900mv_n40c.dmf.ddb/ddb_nd0-m_revesa_850mv_0c.dmf.ddb/ddb_nd0-m_revesa_850mv_100c.dmf.ddb/ddb_nd0-m_revesa_850mv_110c.dmf.ddb/ddb_nd0-m_revesa_850mv_125c.dmf.ddb/ddb_nd0-m_revesa_850mv_n40c.dmf.ddb/ddb_nd0-m_revesa_900mv_0c.dmf.ddb/ddb_nd0-m_revesa_900mv_100c.dmf.ddb/ddb_nd0-m_revesa_900mv_110c.dmf.ddb/ddb_nd0-m_revesa_900mv_125c.dmf.ddb/ddb_nd0-m_revesa_900mv_n40c.dmf.ddb/ddb_nd0-m_revprod_850mv_0c.dmf.ddb/ddb_nd0-m_revprod_850mv_0c_fdi.ddb/ddb_nd0-m_revprod_850mv_100c.dmf.ddb/ddb_nd0-m_revprod_850mv_100c_fdi.ddb/ddb_nd0-m_revprod_850mv_110c.dmf.ddb/ddb_nd0-m_revprod_850mv_125c.dmf.ddb/ddb_nd0-m_revprod_850mv_n40c.dmf.ddb/ddb_nd0-m_revprod_850mv_n40c_fdi.ddb/ddb_nd0-m_revprod_900mv_0c.dmf.ddb/ddb_nd0-m_revprod_900mv_0c_fdi.ddb/ddb_nd0-m_revprod_900mv_100c.dmf.ddb/ddb_nd0-m_revprod_900mv_100c_fdi.ddb/ddb_nd0-m_revprod_900mv_110c.dmf.ddb/ddb_nd0-m_revprod_900mv_125c.dmf.ddb/ddb_nd0-m_revprod_900mv_n40c.dmf.ddb/ddb_nd0-m_revprod_900mv_n40c_fdi.ddb/ddb_nd0-ss_reva_900mv_0c.dmf.ddb/ddb_nd0-ss_reva_900mv_100c.dmf.ddb/ddb_nd0-ss_reva_900mv_110c.dmf.ddb/ddb_nd0-ss_reva_900mv_125c.dmf.ddb/ddb_nd0-ss_reva_900mv_n40c.dmf.ddb/ddb_nd0-ss_revb_900mv_0c.dmf.ddb/ddb_nd0-ss_revb_900mv_100c.dmf.ddb/ddb_nd0-ss_revb_900mv_110c.dmf.ddb/ddb_nd0-ss_revb_900mv_125c.dmf.ddb/ddb_nd0-ss_revb_900mv_n40c.dmf.ddb/ddb_nd0-ss_reves_900mv_0c.dmf.ddb/ddb_nd0-ss_reves_900mv_100c.dmf.ddb/ddb_nd0-ss_reves_900mv_110c.dmf.ddb/ddb_nd0-ss_reves_900mv_125c.dmf.ddb/ddb_nd0-ss_reves_900mv_n40c.dmf.ddb/ddb_nd0-ss_revesa_900mv_0c.dmf.ddb/ddb_nd0-ss_revesa_900mv_100c.dmf.ddb/ddb_nd0-ss_revesa_900mv_110c.dmf.ddb/ddb_nd0-ss_revesa_900mv_125c.dmf.ddb/ddb_nd0-ss_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ss_revprod_900mv_0c.dmf.ddb/ddb_nd0-ss_revprod_900mv_100c.dmf.ddb/ddb_nd0-ss_revprod_900mv_110c.dmf.ddb/ddb_nd0-ss_revprod_900mv_125c.dmf.ddb/ddb_nd0-ss_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ssbin_reva_900mv_0c.dmf.ddb/ddb_nd0-ssbin_reva_900mv_100c.dmf.ddb/ddb_nd0-ssbin_reva_900mv_110c.dmf.ddb/ddb_nd0-ssbin_reva_900mv_125c.dmf.ddb/ddb_nd0-ssbin_reva_900mv_n40c.dmf.ddb/ddb_nd0-ssbin_revb_900mv_0c.dmf.ddb/ddb_nd0-ssbin_revb_900mv_100c.dmf.ddb/ddb_nd0-ssbin_revb_900mv_110c.dmf.ddb/ddb_nd0-ssbin_revb_900mv_125c.dmf.ddb/ddb_nd0-ssbin_revb_900mv_n40c.dmf.ddb/ddb_nd0-ssbin_reves_900mv_0c.dmf.ddb/ddb_nd0-ssbin_reves_900mv_100c.dmf.ddb/ddb_nd0-ssbin_reves_900mv_110c.dmf.ddb/ddb_nd0-ssbin_reves_900mv_125c.dmf.ddb/ddb_nd0-ssbin_reves_900mv_n40c.dmf.ddb/ddb_nd0-ssbin_revesa_900mv_0c.dmf.ddb/ddb_nd0-ssbin_revesa_900mv_100c.dmf.ddb/ddb_nd0-ssbin_revesa_900mv_110c.dmf.ddb/ddb_nd0-ssbin_revesa_900mv_125c.dmf.ddb/ddb_nd0-ssbin_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ssbin_revprod_900mv_0c.dmf.ddb/ddb_nd0-ssbin_revprod_900mv_100c.dmf.ddb/ddb_nd0-ssbin_revprod_900mv_110c.dmf.ddb/ddb_nd0-ssbin_revprod_900mv_125c.dmf.ddb/ddb_nd0-ssbin_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ssscaled_reva_900mv_0c.dmf.ddb/ddb_nd0-ssscaled_reva_900mv_100c.dmf.ddb/ddb_nd0-ssscaled_reva_900mv_110c.dmf.ddb/ddb_nd0-ssscaled_reva_900mv_125c.dmf.ddb/ddb_nd0-ssscaled_reva_900mv_n40c.dmf.ddb/ddb_nd0-ssscaled_revb_900mv_0c.dmf.ddb/ddb_nd0-ssscaled_revb_900mv_100c.dmf.ddb/ddb_nd0-ssscaled_revb_900mv_110c.dmf.ddb/ddb_nd0-ssscaled_revb_900mv_125c.dmf.ddb/ddb_nd0-ssscaled_revb_900mv_n40c.dmf.ddb/ddb_nd0-ssscaled_reves_900mv_0c.dmf.ddb/ddb_nd0-ssscaled_reves_900mv_100c.dmf.ddb/ddb_nd0-ssscaled_reves_900mv_110c.dmf.ddb/ddb_nd0-ssscaled_reves_900mv_125c.dmf.ddb/ddb_nd0-ssscaled_reves_900mv_n40c.dmf.ddb/ddb_nd0-ssscaled_revesa_900mv_0c.dmf.ddb/ddb_nd0-ssscaled_revesa_900mv_100c.dmf.ddb/ddb_nd0-ssscaled_revesa_900mv_110c.dmf.ddb/ddb_nd0-ssscaled_revesa_900mv_125c.dmf.ddb/ddb_nd0-ssscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ssscaled_revprod_900mv_0c.dmf.ddb/ddb_nd0-ssscaled_revprod_900mv_100c.dmf.ddb/ddb_nd0-ssscaled_revprod_900mv_110c.dmf.ddb/ddb_nd0-ssscaled_revprod_900mv_125c.dmf.ddb/ddb_nd0-ssscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd0-tt_reva_800mv_0c.dmf.ddb/ddb_nd0-tt_reva_800mv_100c.dmf.ddb/ddb_nd0-tt_reva_800mv_110c.dmf.ddb/ddb_nd0-tt_reva_800mv_125c.dmf.ddb/ddb_nd0-tt_reva_800mv_n40c.dmf.ddb/ddb_nd0-tt_reva_850mv_0c.dmf.ddb/ddb_nd0-tt_reva_850mv_100c.dmf.ddb/ddb_nd0-tt_reva_850mv_110c.dmf.ddb/ddb_nd0-tt_reva_850mv_125c.dmf.ddb/ddb_nd0-tt_reva_850mv_n40c.dmf.ddb/ddb_nd0-tt_reva_900mv_0c.dmf.ddb/ddb_nd0-tt_reva_900mv_100c.dmf.ddb/ddb_nd0-tt_reva_900mv_110c.dmf.ddb/ddb_nd0-tt_reva_900mv_125c.dmf.ddb/ddb_nd0-tt_reva_900mv_n40c.dmf.ddb/ddb_nd0-tt_reva_vid2_0c.dmf.ddb/ddb_nd0-tt_reva_vid2_100c.dmf.ddb/ddb_nd0-tt_reva_vid2_110c.dmf.ddb/ddb_nd0-tt_reva_vid2_125c.dmf.ddb/ddb_nd0-tt_reva_vid2_n40c.dmf.ddb/ddb_nd0-tt_reva_vid3a_0c.dmf.ddb/ddb_nd0-tt_reva_vid3a_100c.dmf.ddb/ddb_nd0-tt_reva_vid3a_110c.dmf.ddb/ddb_nd0-tt_reva_vid3a_125c.dmf.ddb/ddb_nd0-tt_reva_vid3a_n40c.dmf.ddb/ddb_nd0-tt_revb_800mv_0c.dmf.ddb/ddb_nd0-tt_revb_800mv_100c.dmf.ddb/ddb_nd0-tt_revb_800mv_110c.dmf.ddb/ddb_nd0-tt_revb_800mv_125c.dmf.ddb/ddb_nd0-tt_revb_800mv_n40c.dmf.ddb/ddb_nd0-tt_revb_850mv_0c.dmf.ddb/ddb_nd0-tt_revb_850mv_100c.dmf.ddb/ddb_nd0-tt_revb_850mv_110c.dmf.ddb/ddb_nd0-tt_revb_850mv_125c.dmf.ddb/ddb_nd0-tt_revb_850mv_n40c.dmf.ddb/ddb_nd0-tt_revb_900mv_0c.dmf.ddb/ddb_nd0-tt_revb_900mv_100c.dmf.ddb/ddb_nd0-tt_revb_900mv_110c.dmf.ddb/ddb_nd0-tt_revb_900mv_125c.dmf.ddb/ddb_nd0-tt_revb_900mv_n40c.dmf.ddb/ddb_nd0-tt_revb_vid2_0c.dmf.ddb/ddb_nd0-tt_revb_vid2_100c.dmf.ddb/ddb_nd0-tt_revb_vid2_110c.dmf.ddb/ddb_nd0-tt_revb_vid2_125c.dmf.ddb/ddb_nd0-tt_revb_vid2_n40c.dmf.ddb/ddb_nd0-tt_revb_vid3a_0c.dmf.ddb/ddb_nd0-tt_revb_vid3a_100c.dmf.ddb/ddb_nd0-tt_revb_vid3a_110c.dmf.ddb/ddb_nd0-tt_revb_vid3a_125c.dmf.ddb/ddb_nd0-tt_revb_vid3a_n40c.dmf.ddb/ddb_nd0-tt_reves_800mv_0c.dmf.ddb/ddb_nd0-tt_reves_800mv_100c.dmf.ddb/ddb_nd0-tt_reves_800mv_110c.dmf.ddb/ddb_nd0-tt_reves_800mv_125c.dmf.ddb/ddb_nd0-tt_reves_800mv_n40c.dmf.ddb/ddb_nd0-tt_reves_850mv_0c.dmf.ddb/ddb_nd0-tt_reves_850mv_100c.dmf.ddb/ddb_nd0-tt_reves_850mv_110c.dmf.ddb/ddb_nd0-tt_reves_850mv_125c.dmf.ddb/ddb_nd0-tt_reves_850mv_n40c.dmf.ddb/ddb_nd0-tt_reves_900mv_0c.dmf.ddb/ddb_nd0-tt_reves_900mv_100c.dmf.ddb/ddb_nd0-tt_reves_900mv_110c.dmf.ddb/ddb_nd0-tt_reves_900mv_125c.dmf.ddb/ddb_nd0-tt_reves_900mv_n40c.dmf.ddb/ddb_nd0-tt_reves_vid2_0c.dmf.ddb/ddb_nd0-tt_reves_vid2_100c.dmf.ddb/ddb_nd0-tt_reves_vid2_110c.dmf.ddb/ddb_nd0-tt_reves_vid2_125c.dmf.ddb/ddb_nd0-tt_reves_vid2_n40c.dmf.ddb/ddb_nd0-tt_reves_vid3a_0c.dmf.ddb/ddb_nd0-tt_reves_vid3a_100c.dmf.ddb/ddb_nd0-tt_reves_vid3a_110c.dmf.ddb/ddb_nd0-tt_reves_vid3a_125c.dmf.ddb/ddb_nd0-tt_reves_vid3a_n40c.dmf.ddb/ddb_nd0-tt_revesa_800mv_0c.dmf.ddb/ddb_nd0-tt_revesa_800mv_100c.dmf.ddb/ddb_nd0-tt_revesa_800mv_110c.dmf.ddb/ddb_nd0-tt_revesa_800mv_125c.dmf.ddb/ddb_nd0-tt_revesa_800mv_n40c.dmf.ddb/ddb_nd0-tt_revesa_850mv_0c.dmf.ddb/ddb_nd0-tt_revesa_850mv_100c.dmf.ddb/ddb_nd0-tt_revesa_850mv_110c.dmf.ddb/ddb_nd0-tt_revesa_850mv_125c.dmf.ddb/ddb_nd0-tt_revesa_850mv_n40c.dmf.ddb/ddb_nd0-tt_revesa_900mv_0c.dmf.ddb/ddb_nd0-tt_revesa_900mv_100c.dmf.ddb/ddb_nd0-tt_revesa_900mv_110c.dmf.ddb/ddb_nd0-tt_revesa_900mv_125c.dmf.ddb/ddb_nd0-tt_revesa_900mv_n40c.dmf.ddb/ddb_nd0-tt_revesa_vid2_0c.dmf.ddb/ddb_nd0-tt_revesa_vid2_100c.dmf.ddb/ddb_nd0-tt_revesa_vid2_110c.dmf.ddb/ddb_nd0-tt_revesa_vid2_125c.dmf.ddb/ddb_nd0-tt_revesa_vid2_n40c.dmf.ddb/ddb_nd0-tt_revesa_vid3a_0c.dmf.ddb/ddb_nd0-tt_revesa_vid3a_100c.dmf.ddb/ddb_nd0-tt_revesa_vid3a_110c.dmf.ddb/ddb_nd0-tt_revesa_vid3a_125c.dmf.ddb/ddb_nd0-tt_revesa_vid3a_n40c.dmf.ddb/ddb_nd0-tt_revprod_800mv_0c.dmf.ddb/ddb_nd0-tt_revprod_800mv_100c.dmf.ddb/ddb_nd0-tt_revprod_800mv_110c.dmf.ddb/ddb_nd0-tt_revprod_800mv_125c.dmf.ddb/ddb_nd0-tt_revprod_800mv_n40c.dmf.ddb/ddb_nd0-tt_revprod_850mv_0c.dmf.ddb/ddb_nd0-tt_revprod_850mv_100c.dmf.ddb/ddb_nd0-tt_revprod_850mv_110c.dmf.ddb/ddb_nd0-tt_revprod_850mv_125c.dmf.ddb/ddb_nd0-tt_revprod_850mv_n40c.dmf.ddb/ddb_nd0-tt_revprod_900mv_0c.dmf.ddb/ddb_nd0-tt_revprod_900mv_100c.dmf.ddb/ddb_nd0-tt_revprod_900mv_110c.dmf.ddb/ddb_nd0-tt_revprod_900mv_125c.dmf.ddb/ddb_nd0-tt_revprod_900mv_n40c.dmf.ddb/ddb_nd0-tt_revprod_vid2_0c.dmf.ddb/ddb_nd0-tt_revprod_vid2_100c.dmf.ddb/ddb_nd0-tt_revprod_vid2_110c.dmf.ddb/ddb_nd0-tt_revprod_vid2_125c.dmf.ddb/ddb_nd0-tt_revprod_vid2_n40c.dmf.ddb/ddb_nd0-tt_revprod_vid3a_0c.dmf.ddb/ddb_nd0-tt_revprod_vid3a_100c.dmf.ddb/ddb_nd0-tt_revprod_vid3a_110c.dmf.ddb/ddb_nd0-tt_revprod_vid3a_125c.dmf.ddb/ddb_nd0-tt_revprod_vid3a_n40c.dmf.ddb/ddb_nd0-ttbin_reva_800mv_0c.dmf.ddb/ddb_nd0-ttbin_reva_800mv_100c.dmf.ddb/ddb_nd0-ttbin_reva_800mv_110c.dmf.ddb/ddb_nd0-ttbin_reva_800mv_125c.dmf.ddb/ddb_nd0-ttbin_reva_800mv_n40c.dmf.ddb/ddb_nd0-ttbin_reva_850mv_0c.dmf.ddb/ddb_nd0-ttbin_reva_850mv_100c.dmf.ddb/ddb_nd0-ttbin_reva_850mv_110c.dmf.ddb/ddb_nd0-ttbin_reva_850mv_125c.dmf.ddb/ddb_nd0-ttbin_reva_850mv_n40c.dmf.ddb/ddb_nd0-ttbin_reva_900mv_0c.dmf.ddb/ddb_nd0-ttbin_reva_900mv_100c.dmf.ddb/ddb_nd0-ttbin_reva_900mv_110c.dmf.ddb/ddb_nd0-ttbin_reva_900mv_125c.dmf.ddb/ddb_nd0-ttbin_reva_900mv_n40c.dmf.ddb/ddb_nd0-ttbin_reva_vid2_0c.dmf.ddb/ddb_nd0-ttbin_reva_vid2_100c.dmf.ddb/ddb_nd0-ttbin_reva_vid2_110c.dmf.ddb/ddb_nd0-ttbin_reva_vid2_125c.dmf.ddb/ddb_nd0-ttbin_reva_vid2_n40c.dmf.ddb/ddb_nd0-ttbin_reva_vid3a_0c.dmf.ddb/ddb_nd0-ttbin_reva_vid3a_100c.dmf.ddb/ddb_nd0-ttbin_reva_vid3a_110c.dmf.ddb/ddb_nd0-ttbin_reva_vid3a_125c.dmf.ddb/ddb_nd0-ttbin_reva_vid3a_n40c.dmf.ddb/ddb_nd0-ttbin_revb_800mv_0c.dmf.ddb/ddb_nd0-ttbin_revb_800mv_100c.dmf.ddb/ddb_nd0-ttbin_revb_800mv_110c.dmf.ddb/ddb_nd0-ttbin_revb_800mv_125c.dmf.ddb/ddb_nd0-ttbin_revb_800mv_n40c.dmf.ddb/ddb_nd0-ttbin_revb_850mv_0c.dmf.ddb/ddb_nd0-ttbin_revb_850mv_100c.dmf.ddb/ddb_nd0-ttbin_revb_850mv_110c.dmf.ddb/ddb_nd0-ttbin_revb_850mv_125c.dmf.ddb/ddb_nd0-ttbin_revb_850mv_n40c.dmf.ddb/ddb_nd0-ttbin_revb_900mv_0c.dmf.ddb/ddb_nd0-ttbin_revb_900mv_100c.dmf.ddb/ddb_nd0-ttbin_revb_900mv_110c.dmf.ddb/ddb_nd0-ttbin_revb_900mv_125c.dmf.ddb/ddb_nd0-ttbin_revb_900mv_n40c.dmf.ddb/ddb_nd0-ttbin_revb_vid2_0c.dmf.ddb/ddb_nd0-ttbin_revb_vid2_100c.dmf.ddb/ddb_nd0-ttbin_revb_vid2_110c.dmf.ddb/ddb_nd0-ttbin_revb_vid2_125c.dmf.ddb/ddb_nd0-ttbin_revb_vid2_n40c.dmf.ddb/ddb_nd0-ttbin_revb_vid3a_0c.dmf.ddb/ddb_nd0-ttbin_revb_vid3a_100c.dmf.ddb/ddb_nd0-ttbin_revb_vid3a_110c.dmf.ddb/ddb_nd0-ttbin_revb_vid3a_125c.dmf.ddb/ddb_nd0-ttbin_revb_vid3a_n40c.dmf.ddb/ddb_nd0-ttbin_reves_800mv_0c.dmf.ddb/ddb_nd0-ttbin_reves_800mv_100c.dmf.ddb/ddb_nd0-ttbin_reves_800mv_110c.dmf.ddb/ddb_nd0-ttbin_reves_800mv_125c.dmf.ddb/ddb_nd0-ttbin_reves_800mv_n40c.dmf.ddb/ddb_nd0-ttbin_reves_850mv_0c.dmf.ddb/ddb_nd0-ttbin_reves_850mv_100c.dmf.ddb/ddb_nd0-ttbin_reves_850mv_110c.dmf.ddb/ddb_nd0-ttbin_reves_850mv_125c.dmf.ddb/ddb_nd0-ttbin_reves_850mv_n40c.dmf.ddb/ddb_nd0-ttbin_reves_900mv_0c.dmf.ddb/ddb_nd0-ttbin_reves_900mv_100c.dmf.ddb/ddb_nd0-ttbin_reves_900mv_110c.dmf.ddb/ddb_nd0-ttbin_reves_900mv_125c.dmf.ddb/ddb_nd0-ttbin_reves_900mv_n40c.dmf.ddb/ddb_nd0-ttbin_reves_vid2_0c.dmf.ddb/ddb_nd0-ttbin_reves_vid2_100c.dmf.ddb/ddb_nd0-ttbin_reves_vid2_110c.dmf.ddb/ddb_nd0-ttbin_reves_vid2_125c.dmf.ddb/ddb_nd0-ttbin_reves_vid2_n40c.dmf.ddb/ddb_nd0-ttbin_reves_vid3a_0c.dmf.ddb/ddb_nd0-ttbin_reves_vid3a_100c.dmf.ddb/ddb_nd0-ttbin_reves_vid3a_110c.dmf.ddb/ddb_nd0-ttbin_reves_vid3a_125c.dmf.ddb/ddb_nd0-ttbin_reves_vid3a_n40c.dmf.ddb/ddb_nd0-ttbin_revesa_800mv_0c.dmf.ddb/ddb_nd0-ttbin_revesa_800mv_100c.dmf.ddb/ddb_nd0-ttbin_revesa_800mv_110c.dmf.ddb/ddb_nd0-ttbin_revesa_800mv_125c.dmf.ddb/ddb_nd0-ttbin_revesa_800mv_n40c.dmf.ddb/ddb_nd0-ttbin_revesa_850mv_0c.dmf.ddb/ddb_nd0-ttbin_revesa_850mv_100c.dmf.ddb/ddb_nd0-ttbin_revesa_850mv_110c.dmf.ddb/ddb_nd0-ttbin_revesa_850mv_125c.dmf.ddb/ddb_nd0-ttbin_revesa_850mv_n40c.dmf.ddb/ddb_nd0-ttbin_revesa_900mv_0c.dmf.ddb/ddb_nd0-ttbin_revesa_900mv_100c.dmf.ddb/ddb_nd0-ttbin_revesa_900mv_110c.dmf.ddb/ddb_nd0-ttbin_revesa_900mv_125c.dmf.ddb/ddb_nd0-ttbin_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ttbin_revesa_vid2_0c.dmf.ddb/ddb_nd0-ttbin_revesa_vid2_100c.dmf.ddb/ddb_nd0-ttbin_revesa_vid2_110c.dmf.ddb/ddb_nd0-ttbin_revesa_vid2_125c.dmf.ddb/ddb_nd0-ttbin_revesa_vid2_n40c.dmf.ddb/ddb_nd0-ttbin_revesa_vid3a_0c.dmf.ddb/ddb_nd0-ttbin_revesa_vid3a_100c.dmf.ddb/ddb_nd0-ttbin_revesa_vid3a_110c.dmf.ddb/ddb_nd0-ttbin_revesa_vid3a_125c.dmf.ddb/ddb_nd0-ttbin_revesa_vid3a_n40c.dmf.ddb/ddb_nd0-ttbin_revprod_800mv_0c.dmf.ddb/ddb_nd0-ttbin_revprod_800mv_100c.dmf.ddb/ddb_nd0-ttbin_revprod_800mv_110c.dmf.ddb/ddb_nd0-ttbin_revprod_800mv_125c.dmf.ddb/ddb_nd0-ttbin_revprod_800mv_n40c.dmf.ddb/ddb_nd0-ttbin_revprod_850mv_0c.dmf.ddb/ddb_nd0-ttbin_revprod_850mv_100c.dmf.ddb/ddb_nd0-ttbin_revprod_850mv_110c.dmf.ddb/ddb_nd0-ttbin_revprod_850mv_125c.dmf.ddb/ddb_nd0-ttbin_revprod_850mv_n40c.dmf.ddb/ddb_nd0-ttbin_revprod_900mv_0c.dmf.ddb/ddb_nd0-ttbin_revprod_900mv_100c.dmf.ddb/ddb_nd0-ttbin_revprod_900mv_110c.dmf.ddb/ddb_nd0-ttbin_revprod_900mv_125c.dmf.ddb/ddb_nd0-ttbin_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ttbin_revprod_vid2_0c.dmf.ddb/ddb_nd0-ttbin_revprod_vid2_100c.dmf.ddb/ddb_nd0-ttbin_revprod_vid2_110c.dmf.ddb/ddb_nd0-ttbin_revprod_vid2_125c.dmf.ddb/ddb_nd0-ttbin_revprod_vid2_n40c.dmf.ddb/ddb_nd0-ttbin_revprod_vid3a_0c.dmf.ddb/ddb_nd0-ttbin_revprod_vid3a_100c.dmf.ddb/ddb_nd0-ttbin_revprod_vid3a_110c.dmf.ddb/ddb_nd0-ttbin_revprod_vid3a_125c.dmf.ddb/ddb_nd0-ttbin_revprod_vid3a_n40c.dmf.ddb/ddb_nd0-ttscaled_reva_800mv_0c.dmf.ddb/ddb_nd0-ttscaled_reva_800mv_100c.dmf.ddb/ddb_nd0-ttscaled_reva_800mv_110c.dmf.ddb/ddb_nd0-ttscaled_reva_800mv_125c.dmf.ddb/ddb_nd0-ttscaled_reva_800mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reva_850mv_0c.dmf.ddb/ddb_nd0-ttscaled_reva_850mv_100c.dmf.ddb/ddb_nd0-ttscaled_reva_850mv_110c.dmf.ddb/ddb_nd0-ttscaled_reva_850mv_125c.dmf.ddb/ddb_nd0-ttscaled_reva_850mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reva_900mv_0c.dmf.ddb/ddb_nd0-ttscaled_reva_900mv_100c.dmf.ddb/ddb_nd0-ttscaled_reva_900mv_110c.dmf.ddb/ddb_nd0-ttscaled_reva_900mv_125c.dmf.ddb/ddb_nd0-ttscaled_reva_900mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reva_vid2_0c.dmf.ddb/ddb_nd0-ttscaled_reva_vid2_100c.dmf.ddb/ddb_nd0-ttscaled_reva_vid2_110c.dmf.ddb/ddb_nd0-ttscaled_reva_vid2_125c.dmf.ddb/ddb_nd0-ttscaled_reva_vid2_n40c.dmf.ddb/ddb_nd0-ttscaled_reva_vid3a_0c.dmf.ddb/ddb_nd0-ttscaled_reva_vid3a_100c.dmf.ddb/ddb_nd0-ttscaled_reva_vid3a_110c.dmf.ddb/ddb_nd0-ttscaled_reva_vid3a_125c.dmf.ddb/ddb_nd0-ttscaled_reva_vid3a_n40c.dmf.ddb/ddb_nd0-ttscaled_revb_800mv_0c.dmf.ddb/ddb_nd0-ttscaled_revb_800mv_100c.dmf.ddb/ddb_nd0-ttscaled_revb_800mv_110c.dmf.ddb/ddb_nd0-ttscaled_revb_800mv_125c.dmf.ddb/ddb_nd0-ttscaled_revb_800mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revb_850mv_0c.dmf.ddb/ddb_nd0-ttscaled_revb_850mv_100c.dmf.ddb/ddb_nd0-ttscaled_revb_850mv_110c.dmf.ddb/ddb_nd0-ttscaled_revb_850mv_125c.dmf.ddb/ddb_nd0-ttscaled_revb_850mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revb_900mv_0c.dmf.ddb/ddb_nd0-ttscaled_revb_900mv_100c.dmf.ddb/ddb_nd0-ttscaled_revb_900mv_110c.dmf.ddb/ddb_nd0-ttscaled_revb_900mv_125c.dmf.ddb/ddb_nd0-ttscaled_revb_900mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revb_vid2_0c.dmf.ddb/ddb_nd0-ttscaled_revb_vid2_100c.dmf.ddb/ddb_nd0-ttscaled_revb_vid2_110c.dmf.ddb/ddb_nd0-ttscaled_revb_vid2_125c.dmf.ddb/ddb_nd0-ttscaled_revb_vid2_n40c.dmf.ddb/ddb_nd0-ttscaled_revb_vid3a_0c.dmf.ddb/ddb_nd0-ttscaled_revb_vid3a_100c.dmf.ddb/ddb_nd0-ttscaled_revb_vid3a_110c.dmf.ddb/ddb_nd0-ttscaled_revb_vid3a_125c.dmf.ddb/ddb_nd0-ttscaled_revb_vid3a_n40c.dmf.ddb/ddb_nd0-ttscaled_reves_800mv_0c.dmf.ddb/ddb_nd0-ttscaled_reves_800mv_100c.dmf.ddb/ddb_nd0-ttscaled_reves_800mv_110c.dmf.ddb/ddb_nd0-ttscaled_reves_800mv_125c.dmf.ddb/ddb_nd0-ttscaled_reves_800mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reves_850mv_0c.dmf.ddb/ddb_nd0-ttscaled_reves_850mv_100c.dmf.ddb/ddb_nd0-ttscaled_reves_850mv_110c.dmf.ddb/ddb_nd0-ttscaled_reves_850mv_125c.dmf.ddb/ddb_nd0-ttscaled_reves_850mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reves_900mv_0c.dmf.ddb/ddb_nd0-ttscaled_reves_900mv_100c.dmf.ddb/ddb_nd0-ttscaled_reves_900mv_110c.dmf.ddb/ddb_nd0-ttscaled_reves_900mv_125c.dmf.ddb/ddb_nd0-ttscaled_reves_900mv_n40c.dmf.ddb/ddb_nd0-ttscaled_reves_vid2_0c.dmf.ddb/ddb_nd0-ttscaled_reves_vid2_100c.dmf.ddb/ddb_nd0-ttscaled_reves_vid2_110c.dmf.ddb/ddb_nd0-ttscaled_reves_vid2_125c.dmf.ddb/ddb_nd0-ttscaled_reves_vid2_n40c.dmf.ddb/ddb_nd0-ttscaled_reves_vid3a_0c.dmf.ddb/ddb_nd0-ttscaled_reves_vid3a_100c.dmf.ddb/ddb_nd0-ttscaled_reves_vid3a_110c.dmf.ddb/ddb_nd0-ttscaled_reves_vid3a_125c.dmf.ddb/ddb_nd0-ttscaled_reves_vid3a_n40c.dmf.ddb/ddb_nd0-ttscaled_revesa_800mv_0c.dmf.ddb/ddb_nd0-ttscaled_revesa_800mv_100c.dmf.ddb/ddb_nd0-ttscaled_revesa_800mv_110c.dmf.ddb/ddb_nd0-ttscaled_revesa_800mv_125c.dmf.ddb/ddb_nd0-ttscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revesa_850mv_0c.dmf.ddb/ddb_nd0-ttscaled_revesa_850mv_100c.dmf.ddb/ddb_nd0-ttscaled_revesa_850mv_110c.dmf.ddb/ddb_nd0-ttscaled_revesa_850mv_125c.dmf.ddb/ddb_nd0-ttscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revesa_900mv_0c.dmf.ddb/ddb_nd0-ttscaled_revesa_900mv_100c.dmf.ddb/ddb_nd0-ttscaled_revesa_900mv_110c.dmf.ddb/ddb_nd0-ttscaled_revesa_900mv_125c.dmf.ddb/ddb_nd0-ttscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid2_0c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid2_100c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid2_110c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid2_125c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid2_n40c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid3a_0c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid3a_100c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid3a_110c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid3a_125c.dmf.ddb/ddb_nd0-ttscaled_revesa_vid3a_n40c.dmf.ddb/ddb_nd0-ttscaled_revprod_800mv_0c.dmf.ddb/ddb_nd0-ttscaled_revprod_800mv_100c.dmf.ddb/ddb_nd0-ttscaled_revprod_800mv_110c.dmf.ddb/ddb_nd0-ttscaled_revprod_800mv_125c.dmf.ddb/ddb_nd0-ttscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revprod_850mv_0c.dmf.ddb/ddb_nd0-ttscaled_revprod_850mv_100c.dmf.ddb/ddb_nd0-ttscaled_revprod_850mv_110c.dmf.ddb/ddb_nd0-ttscaled_revprod_850mv_125c.dmf.ddb/ddb_nd0-ttscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revprod_900mv_0c.dmf.ddb/ddb_nd0-ttscaled_revprod_900mv_100c.dmf.ddb/ddb_nd0-ttscaled_revprod_900mv_110c.dmf.ddb/ddb_nd0-ttscaled_revprod_900mv_125c.dmf.ddb/ddb_nd0-ttscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid2_0c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid2_100c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid2_110c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid2_125c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid2_n40c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid3a_0c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid3a_100c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid3a_110c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid3a_125c.dmf.ddb/ddb_nd0-ttscaled_revprod_vid3a_n40c.dmf.ddb/ddb_nd0.translate.pb/ddb_nd0_ares.ddb/ddb_nd0_asmm.ddb/ddb_nd0_bcm_asm_data.ddb/ddb_nd0_bcm_device.ddb/ddb_nd0_bcm_floorplan.ddb/ddb_nd0_bcm_powerdown.ddb/ddb_nd0_clock_util.bdb/ddb_nd0_constra.ddb/ddb_nd0_constra_ttk.ddb/ddb_nd0_crosstalk_uisf_crosstalk.ddb/ddb_nd0_die_comb.ddb/ddb_nd0_dspf_route_info_manager_default.ddb/ddb_nd0_dspf_route_info_manager_nadder_clkredct.ddb/ddb_nd0_dspf_route_info_manager_nadder_clocks.ddb/ddb_nd0_dspf_route_info_manager_nadder_crete.ddb/ddb_nd0_dspf_route_info_manager_nadder_lab_dsp_carry_chain.ddb/ddb_nd0_dspf_route_info_manager_nadder_red_tax.ddb/ddb_nd0_dspf_route_info_manager_nadder_redundancy.ddb/ddb_nd0_dspf_route_info_manager_nadder_redundancy_print.ddb/ddb_nd0_dspf_route_info_manager_nadder_ufict.ddb/ddb_nd0_dspf_routing_models_common.mdb/ddb_nd0_dspf_routing_models_prcf.mdb/ddb_nd0_dspf_routing_models_prcs.mdb/ddb_nd0_dspf_routing_models_tttt.mdb/ddb_nd0_e_gt_eccn_hdr.ddb/ddb_nd0_e_gt_eccn_pad.ddb/ddb_nd0_e_gt_eccnfbga1152c_pkg.ddb/ddb_nd0_e_gt_ehip_gui_pad_info.json/ddb_nd0_e_gt_gui_pad_info.json/ddb_nd0_e_gt_hdr.ddb/ddb_nd0_e_gt_pad.ddb/ddb_nd0_e_gtfbga1152c_pkg.ddb/ddb_nd0_e_pad.ddb/ddb_nd0_ehip_gui_pad_info.json/ddb_nd0_gid_database.ddb/ddb_nd0_gui_pad_info.json/ddb_nd0_h_gx_hdr.ddb/ddb_nd0_h_gx_pad.ddb/ddb_nd0_h_gxfbga1152_pkg.ddb/ddb_nd0_h_pad.ddb/ddb_nd0_h_sx_hdr.ddb/ddb_nd0_h_sx_pad.ddb/ddb_nd0_h_sxfbga1152_pkg.ddb/ddb_nd0_hdr.ddb/ddb_nd0_info_counts.ddb/ddb_nd0_pad.ddb/ddb_nd0_place.ddb/ddb_nd0_routing.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ff_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ff_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ff_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ff_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ff_hold_125_bin2s_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ff_hold_m40_bin2s_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ff_m40.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ff_spd_0_bin1_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ff_spd_100_bin1_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ff_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ff_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_0_bin1_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin1_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd0_timing_routing_delays_physrep_delays_red_tax.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ss_m40.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ss_spd_0_bin2v_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ss_spd_0_bin3v_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ss_spd_100_bin2v_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_ss_spd_100_bin3v_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tblp.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_0_bin1_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_100_bin1_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_100_bin2s_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_100_bin3ll_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_m40_bin2s_unscaled.ddb/ddb_nd0_timing_routing_delays_physrep_delays_tt_spd_m40_bin3ll_unscaled.ddb/ddb_nd0fbga1152c_pkg.ddb/ddb_prsec_ctn.ddb/ddb_u2b2_generic_hipi_util_sql.db/ddb_u2b2_generic_lab_utils_sql.db/msf_meta.pb/nd0_e_gt_eccn_fbga_1152_c_uidb.json/nd0_e_gt_fbga_1152_c_uidb.json/nd0_fbga_1152_c_uidb.json/nd0_h_gx_fbga_1152__uidb.json/nd0_h_sx_fbga_1152__uidb.json/pmsf_meta.pb/smh_meta.pb/sof_meta.pb

filetypes:
  dffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filenames: altera_ldpc_wimedia_enc.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_wimedia_enc/cadence


filetypes: ffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_oct

filenames:
[cell repeats an earlier one in this file: 301 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_const_alg_core/mentor


filenames: altera_xcvr_10gkr_a10_hw.tcl/fileset.tcl/interfaces.tcl/module.tcl/parameters.tcl
filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/arria10/altera_xcvr_10gkr_a10/tcl


filenames: altera_rs_ser_transaction_format_adapter.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/rs_ii/src/rs_ucores/dec/altera_rs_ser_transaction_format_adapter/cadence


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/audio_ip/audio_extract/cadence


filenames: altera_xcvr_pll_cv_wizard.lst/pkgIndex.tcl/tcl
filetypes: ffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_pll/cv


filetypes: fffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/25g_ptp/cadence

filenames:
[cell repeats an earlier one in this file: 290 characters]


filenames: altera_eth_valid_timestamp_detector.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_valid_timestamp_detector/mentor


filenames: altera_avalon_st_source_bfm_vhdl.vhd/altera_avalon_st_source_bfm_vhdl_pkg.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/verification/altera_avalon_st_source_bfm_vhdl


filenames: altera_nd_mailbox_urgent_multiplexer_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/altera_nd_mailbox_multiplexer/altera_nd_mailbox_urgent_multiplexer


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/UMTS/src/rtl/map

filenames:
[cell repeats an earlier one in this file: 334 characters]


filenames: altera_eth_xgmii_pipeline.v/altera_eth_xgmii_pipeline_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_pipeline


filenames: alt_xcvr_etile_data_comb.sv/alt_xcvr_etile_data_comb_hw.tcl/alt_xcvr_etile_data_comb_top.sv
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/alt_xcvr_ip_lib/alt_xcvr_etile_data_comb


filenames: alt_vip_line_stats.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_stats/cadence/src_hdl


filenames: alt_vip_packet_mux.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/aldec/src_hdl


filetypes: fdddddfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/a10_frl_demo/rtl

filenames:
  a10_hdmi21_frl_demo.v.terp/common/gxb/hdmi_rx/hdmi_tx/i2c_slave/nios.tcl.terp/pll/reconfig/rxtx_link/sdc


filetypes: dfddfdfdffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/hwtesting/system_console

filenames:
[cell repeats an earlier one in this file: 151 characters]


filenames: ast/csr/efc/mac/pcs/top
filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40/40g/cadence/rtl


filenames: pid_controller.v/rcfg_pll_frac.v/sdi_reclock.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sdi_ii/sdi_ii_example_design/stratix_10/rtl/loopback/reclock


filenames: ast/csr/efc/mac/pcs/top
filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40emu/40g/aldec/rtl


filenames: alt_vip_dil_sobel_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_sobel_scheduler/cadence/src_hdl


filetypes: ffffffdfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE

filenames:
[cell repeats an earlier one in this file: 183 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/src/control_reg

filenames:
  bram1.v/intel_qdma_cntl_reg.sv/intel_qdma_hip_cfg.sv/intel_qdma_msix_mem.sv/intel_qdma_pba_mem.sv/intel_qdma_qcsr_mem.sv/intel_qdma_reg_dec.sv/intel_qdma_rr_arb.sv


filetypes: ffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_uflex_interlaken/uflex_ilk_xcoder/cadence

filenames:
[cell repeats an earlier one in this file: 566 characters]


filenames: alt_e2550_avl_filter.v/alt_e25_reset.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/25g/synopsys/rtl/top


filenames: altera_ldpc_wifi_enc.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_wifi_enc/aldec


filenames: altera_vic_funnel.h/altera_vic_irq.h/altera_vic_macros.h
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_vectored_interrupt_controller/top/HAL/inc


filenames: alt_vip_crs_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/mentor/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/synopsys


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_event_packet_encode


filetypes: ffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/common

filenames:
[cell repeats an earlier one in this file: 146 characters]


filetypes: dfffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_a10_ed/mentor/altera_avalon_dma

filenames:
[cell repeats an earlier one in this file: 252 characters]


filenames: altera_eth_loopback_composed_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback_composed


filetypes: dffffffffddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/rtl_src/kr4_sv

filenames:
[cell repeats an earlier one in this file: 229 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/mentor_vip_ae/common/win32/mgls/lib

filenames:
  LMGRD.EXE/LMGRD64.EXE/LMTOOLS.EXE/LMTOOLS64.EXE/LMUTIL.EXE/LMUTIL64.EXE/MGCLD.EXE/MGCLD64.EXE/MGLS.DLL/MGLS_OK.EXE/MGLS_OK64.EXE/PCLS_OK.EXE/PCLS_OK64.EXE/PKGMAP.EXE/PKGMAP64.EXE/mgc.pkginfo


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_mge_phy/synopsys


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40emu/40g/cadence


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40c3/40g/aldec/rtl/csr

filenames:
[cell repeats an earlier one in this file: 215 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/mentor/s10

filenames:
[cell repeats an earlier one in this file: 271 characters]


filenames: alt_vip_common_fifo2.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_fifo2/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_mult_add_nodsp


filenames: alt_e40_fc_top.v/alt_e40_rx_fc.v/alt_e40_tx_fc.v/alt_e40_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40/40g/mentor/rtl/efc


filenames: altera_pcie_s10_txs.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_s10_hip_avmm_bridge/cadence/altera_pcie_s10_txs


filenames: altera_avalon_fifo.h/altera_avalon_fifo_util.h
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_fifo/HAL/inc


filetypes: dffffffffffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/src/hdmi_2.0/common

filenames:
[cell repeats an earlier one in this file: 289 characters]


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/input_output/altera_up_avalon_ps2/HAL


filenames: hdl/intel_up_avalon_audio_clks_hw.tcl
filetypes: df
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/clocks/intel_up_avalon_audio_clks


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/a10_frl_demo/rtl/reconfig/mr_tx_fpll/mif

filenames:
[cell repeats an earlier one in this file: 817 characters]


filenames: ilk_20l_6g_rx_stripe_adapter.v/ilk_20l_6g_tx_stripe_adapter.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken_hp/ilk_striper/20lane/mentor


filenames: altpcie_av_hip_128bit_atom.v/altpcie_av_hip_ast_hwtcl.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_av_hip_ast/mentor


filenames: altera_eth_fifo.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl/fifo_stfifo


filenames: altera_avalon_lan91c111_iniche.h/s91_port.h/smsc91x.h
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_lan91c111/UCOSII/inc/iniche


filenames: alt_rld3_afi_driver_top.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_afi_drivers/alt_mem_if_rldram3_afi_driver/mentor


filenames: top_hw.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_sriov/aldec/hw_devkit


filenames: alt_mge_xcvr_atx_pll_10g_s10_h.ip/alt_mge_xcvr_atx_pll_10g_s10_l.ip
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10G_USXGMII_1588v2/rtl/pll_atxpll


filenames: ast/csr/efc/mac/pcs/top
filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40c3/40g/cadence/rtl


filenames: alt_mge_mac_a10.qsys.terp/alt_mge_mac_s10.ip.terp
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/rtl/mac


filenames: alt_e40_fc_top.v/alt_e40_rx_fc.v/alt_e40_tx_fc.v/alt_e40_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40emu/40g/rtl/efc


filetypes: ffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpcv_5g/src/cadence/rtl/ldpcDec

filenames:
[cell repeats an earlier one in this file: 100 characters]


filenames: tb_run.sh/xcelium_wave.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/simulation/ed_sim/xcelium


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/mentor


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/audio_video/video/altera_up_avalon_video_alpha_blender/hdl

filenames:
[cell repeats an earlier one in this file: 116 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio/src/cadence/physical

filenames:
[cell repeats an earlier one in this file: 227 characters]


filenames: altera_rapidio2_native_phy.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/synopsys/altera_rapidio2_native_phy_ip/native_phy_cyclonev/native_phy_1x


filenames: altgxb_reconfig.v/gpll.v/s4gx_gen1x8_qsys_top.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_avmm/cadence/example_designs/s4gx_gen1x8


filetypes: dffffdfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_wifi_enc

filenames:
[cell repeats an earlier one in this file: 154 characters]


filenames: alt_vip_common_fifo.sdc/alt_vip_common_fifo.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/modules/alt_vip_common_fifo/src_hdl


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/cadence

filenames:
[cell repeats an earlier one in this file: 110 characters]


filetypes: fffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/gige_pcs/mentor

filenames:
[cell repeats an earlier one in this file: 849 characters]


filetypes: ffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_phy_core

filenames:
[cell repeats an earlier one in this file: 155 characters]


filenames: verilog/vhdl
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/tse_ucores/altera_eth_tse_testbench/testbench/PCS


filenames: altera_jesd204_rx_mlpcs_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_jesd204/src/rx_mlpcs/top


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/LTE/cadence/src/rtl/decoder

filenames:
[cell repeats an earlier one in this file: 133 characters]


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/example/common/alt_e40_e_reco/alt_e40_e_reco

filenames:
[cell repeats an earlier one in this file: 4238 characters]

filetypes:
[cell repeats an earlier one in this file: 124 characters]


filetypes: fffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_10gbase_kr/gige_pcs/synopsys

filenames:
[cell repeats an earlier one in this file: 849 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/rtl/phy

filenames:
[cell repeats an earlier one in this file: 126 characters]


filenames: alt_e40_fc_top.v/alt_e40_rx_fc.v/alt_e40_tx_fc.v/alt_e40_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40emu/40g/mentor/rtl/efc


filenames: alt_vip_pip_converter_core.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/aldec/src_hdl


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_10gbaser_phy/soft_pcs/cadence

filenames:
[cell repeats an earlier one in this file: 1560 characters]


filenames: alt_vip_video_output_bridge.ocp/alt_vip_video_output_bridge.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/src_hdl


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/synopsys/altera_rapidio2_native_phy_ip/soft_logic

filenames:
[cell repeats an earlier one in this file: 297 characters]


filetypes: ddfffffffffffffffffffffffffffffffffffddddfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_a10_hip

filenames:
  a10_hip_ast_translator/aldec/alt_pcie_hip_a10.txt/altera_pci_express.sdc/altera_pcie_a10_hip_fileset.tcl/altera_pcie_a10_hip_hw.tcl/altera_pcie_a10_hip_interfaces.tcl/altera_pcie_a10_hip_module.tcl/altera_pcie_a10_hip_parameters.tcl/altera_pcie_a10_skp.sdc/altpcie_a10_gbfifo.v/altpcie_a10_hip_hwtcl.v.terp/altpcie_a10_hip_hwtcl_noterp_check.v/altpcie_a10_hip_pipen1b.v/altpcie_a10_hip_pllnphy.v/altpcie_a10_lmi_burst_intf.v/altpcie_a10_scfifo_ext.v/altpcie_monitor_a10_dlhip_sim.sv/altpcie_msft_a10_hip_pipen1b.v/altpcie_reset_delay_sync.v/altpcie_rs_a10_hip.v/altpcie_rs_a10_serdes.v/altpcie_sc_bitsync.v/altpcie_sc_ctrl.v/altpcie_sc_dprio_rd_wr.v/altpcie_sc_dprio_seq.v/altpcie_sc_dprio_top.v/altpcie_sc_hip_vecsync2.v/altpcie_sc_lvlsync.v/altpcie_sc_lvlsync2.v/altpcie_scfifo_a10.v/altpcie_tlp_inspector_a10.v/altpcie_tlp_inspector_cseb_a10.sv/altpcie_tlp_inspector_monitor_a10.sv/altpcie_tlp_inspector_pcsig_drive_a10.v/altpcie_tlp_inspector_trigger_a10.v/build_stp.tcl/cadence/mentor/nf/rp_avmm_256/skp_det_g3.v/synopsys


filenames: mentor/rom_bridge.v/rom_bridge_hw.tcl/sequencer_raminit.v
filetypes: dfff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_qseq/hcx_rom_bridge


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/altera_rapidio2_native_phy_ip/soft_logic

filenames:
[cell repeats an earlier one in this file: 297 characters]


filenames: core/pkg
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpc_5g/src/dec/cadence/rtl


filenames: cm_rule_basic_enhanced_pcs.tcl/cm_rule_basic_enhanced_pcs_tb.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s10_common_design_example_rules/cm_rule_basic_enhanced_pcs


filenames: alt_e40_fc_top.v/alt_e40_rx_fc.v/alt_e40_tx_fc.v/alt_e40_tx_fc_frame_muxer.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40c3/40g/cadence/rtl/efc


filenames: bitec_hdmi_rx_audio.v/bitec_hdmi_rx_audio_clk_gen.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/src/hdmi_2.x/rx/synopsys/audio


filenames: example_testbench/hardware_test_design/manual.spd.txt/software
filetypes: ddfd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC


filenames: altera_eth_frame_decoder_2_5g.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder_2_5g/cadence


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g_bm_vhd/mentor

filenames:
[cell repeats an earlier one in this file: 459 characters]


filenames: c4gx_gen1x4/s4gx_gen1x8
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_avmm/synopsys/example_designs


filenames: alt_mem_ddrx_input_if.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/mentor/rtl/alt_mem_ddrx_input_if


filetypes: dffffdddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/LTE/synopsys/src/rtl

filenames:
[cell repeats an earlier one in this file: 169 characters]


filenames: altera_eth_pause_beat_conversion.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/cadence


filenames: altera_pcie_bfm_components.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_avmm/mentor/testbench/verilog/common


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_over_film/aldec


filenames: rx/top/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/100g/aldec/rtl/pfc


filenames: harq/ldpcCd/ldpcCe/ldpcDec/ldpcDrm/ldpcEnc/ldpcRm
filetypes: ddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/intel_fpga_ldpcv_5g/src/mentor/rtl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_guard_bands_scheduler/cadence


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/synopsys/reordering

filenames:
[cell repeats an earlier one in this file: 122 characters]


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hmcc_mtaps/2f8l/mentor

filenames:
[cell repeats an earlier one in this file: 429 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_gmii_mii_encoder/synopsys

filenames:
[cell repeats an earlier one in this file: 121 characters]


filenames: ast/csr/efc/mac/pcs/top
filetypes: dddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40emu/40g/mentor/rtl


filenames: bchp_syndrome.vhd/bchp_syndromes_sqr.vhd
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_bch/mentor/bch_dec/src/bchp_syndromes


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hbm/ip_wufi_ufi_adapter/mentor


filetypes: dffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/verification/altera_external_memory_bfm

filenames:
[cell repeats an earlier one in this file: 167 characters]


filenames: altera_16550_uart.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_16550_uart/mentor/top


filetypes: fffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_common_design_example_rules/cm_common_rules

filenames:
[cell repeats an earlier one in this file: 154 characters]


filetypes: ddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/example

filenames:
[cell repeats an earlier one in this file: 215 characters]


filenames: intel_leac_csr_interface.sv/intel_leac_csr_interface_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/intel_legacy_asmi_controller/intel_leac_csr_interface


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_jesd204/src/rx/s10/aldec

filenames:
[cell repeats an earlier one in this file: 532 characters]


filetypes: fffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/mentor/physical/phy2

filenames:
[cell repeats an earlier one in this file: 819 characters]


filenames: alt_vip_common_fifo2.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_fifo2/src_hdl


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512_ed/intel_pcie_bam

filenames:
[cell repeats an earlier one in this file: 155 characters]


filenames: common/hdmi_rx/hdmi_tx/hdr/i2c_slave/sdc/xcvr_reconfig_arbiter.sv
filetypes: ddddddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_hdmi/hw_demo/common/rtl


filenames: byte_order.v/byte_order_hw.tcl/byte_order_top.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/alt_xcvr_ip_lib/alt_xcvr_byte_order


filenames: altera_merlin_router.sv.terp/altera_merlin_router_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/merlin/altera_merlin_router


filenames: sdrctl_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hps/hard_peripheral_logical_view/sdrctl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/cadence


filenames: alt_vip_common_seq_par_convert.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_seq_par_convert/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/aldec/modules/alt_vip_common_stream_output


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_erasure_dec/aldec/src

filenames:
[cell repeats an earlier one in this file: 288 characters]


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_uflex_interlaken/testbench/example_design_uflex_s10_board_level

filenames:
[cell repeats an earlier one in this file: 1064 characters]


filetypes: fffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/mac/synopsys/tx

filenames:
[cell repeats an earlier one in this file: 401 characters]


filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/audio_video/video/altera_up_avalon_video_ascii_to_image/hdl

filenames:
[cell repeats an earlier one in this file: 105 characters]


filenames: alt_e100_avalon_top_sv_caui4.qpf/alt_e100_avalon_top_sv_caui4.qsf/alt_e100_avalon_top_sv_caui4.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/example/alt_e100_avalon_top_sv_caui4


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_over_film/mentor


filenames: alt_vip_cl_packet_closer.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_packet_closer/aldec/src_hdl


filenames: HAL/altera_up_avalon_accelerometer_spi_hw.tcl/altera_up_avalon_accelerometer_spi_sw.tcl/doc/hdl
filetypes: dffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/input_output/altera_up_avalon_accelerometer_spi


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_packet_closer/cadence


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/alt_ntrlkn_4l_6g/aldec

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_mult_add


filenames: alt_aeuex_sys_pll_sv_100_0002.qip/alt_aeuex_sys_pll_sv_100_0002.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/example_project/common/alt_aeuex_sys_pll_sv_100


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/src_hdl

filenames:
[cell repeats an earlier one in this file: 271 characters]


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40/40g_kr4_s10/common_src

filenames:
[cell repeats an earlier one in this file: 457 characters]


filenames: alt_vip_common_pip_bunch.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/mentor/modules/alt_vip_common_pip_bunch/src_hdl


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/cpriphy/alt_cpriphy_c3/mentor/rtl/det_lat

filenames:
[cell repeats an earlier one in this file: 206 characters]


filenames: qsys_sequencer_110_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/altera_mem_if_qseq/qsys_sequencer_110


filenames: aldec/alt_vip_mix_scheduler_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_jesd204/src/lib/phy_adapter/synopsys

filenames:
[cell repeats an earlier one in this file: 188 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_round_sat


filenames: alt_vip_common_onehot_to_binary.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/cadence/modules/alt_vip_common_onehot_to_binary/src_hdl


filenames: auk_dspip_ctc_decoder_et_top.vhd/auk_dspip_ctc_et_ast_source.vhd/auk_dspip_memory_simple_dual.vhd
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/LTE/aldec/src/rtl/wrapper


filenames: default_test_params_pkg.sv.terp/ed_sim
filetypes: fd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_10GBASER/simulation


filenames: alt_hiconnect_router.sv.terp/alt_hiconnect_router_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/iconnect/alt_hiconnect_router2


filenames: ast/csr/efc/eth/kr/mac/pcs/stats
filetypes: dddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e100s10/100g/cadence/rtl


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/mentor/rtl/alt_mem_ddrx_afi_if

filenames:
[cell repeats an earlier one in this file: 191 characters]


filetypes: ffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_gmii_to_rgmii_adapter

filenames:
[cell repeats an earlier one in this file: 396 characters]


filenames: rx/top/tx
filetypes: ddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_eth_ultra/40g/rtl/pfc


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_rapidio2/src/mentor/transport

filenames:
[cell repeats an earlier one in this file: 448 characters]


filetypes: fffffffdff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/rtl/ethernet_traffic_controller/eth_std_traffic_controller/crc32

filenames:
[cell repeats an earlier one in this file: 178 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/src/cmplto

filenames:
[cell repeats an earlier one in this file: 264 characters]


filenames: alt_xcvr_hw_if.sv/alt_xcvr_hw_if_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/alt_xcvr_ip_lib/alt_xcvr_hw_if


filenames: hps_bridge_avalon_hw.tcl
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hps/hard_peripheral_logical_view/hps_bridge_avalon


filenames: alt_vip_cps_scheduler.sv/alt_vip_cps_scheduler_core.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/cadence/src_hdl


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_stats/aldec


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_mixer_alpha_merge/mentor


filetypes: fffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_sriov2/mentor/rtl

filenames:
[cell repeats an earlier one in this file: 689 characters]


filenames: Makefile.txt/ifc_perfq.c/ifc_perfq.h
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/software/user/libmqdma


filetypes: fffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hbm/ip_asic_soft_logic/aldec/rtl

filenames:
[cell repeats an earlier one in this file: 544 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/iconnect/alt_hiconnect_sc_fifo

filenames:
[cell repeats an earlier one in this file: 220 characters]


filetypes: ffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e100s10/100g/cadence/rtl/pcs/rx

filenames:
[cell repeats an earlier one in this file: 691 characters]


filenames: alt_e100_e_reco_base.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/pma_siv/alt_e100_e_reco


filenames: altera_eth_packet_overflow_control.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/cadence


filetypes: dffddddddddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_LINESIDE/rtl

filenames:
[cell repeats an earlier one in this file: 248 characters]


filenames: sv
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_rldram3_phy_core/constraints


filenames: alt_vip_tpg_scheduler.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/cadence/src_hdl


filenames: altera_eth_rs_mux.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_adapters/altera_eth_rs_mux/synopsys


filenames: rx/tx
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e100s10/100g/aldec/rtl/pcs


filenames: altera_sdm_gpio_irq.sv/altera_sdm_gpio_irq_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/altera_sdm_atom_wrapper/altera_sdm_gpio_irq


filenames: ast2avmm_bridge_256_hwtcl.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_a10_ed/mentor/ast2avmm_bridge_256


filetypes: dffffdddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_turbo/LTE/mentor/src/rtl

filenames:
[cell repeats an earlier one in this file: 169 characters]


filenames: alt_xcvr_ip_instance_example.v.terp/alt_xcvr_ip_instance_example_hw.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/alt_xcvr_ip_lib/alt_xcvr_ip_instance_example


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/full_ip/alt_vip_cl_packet_closer/synopsys


filenames: alt_e100_e_reco_base.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/mentor/pma_siv/alt_e100_e_reco


filetypes: fffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_s20_common_design_example_rules/cm_common_rules/connection_rules

filenames:
[cell repeats an earlier one in this file: 587 characters]


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/quartus/common/devinfo/14nm/nd1
filenames:
  bcm2bits_db/db_nd1_h_gxfbga1152_parasitic.db/db_nd1_h_sxfbga1152_parasitic.db/db_nd1fbga1152_parasitic.db/ddb_nd1-1_reva_900mv_0c.dmf.ddb/ddb_nd1-1_reva_900mv_100c.dmf.ddb/ddb_nd1-1_reva_900mv_110c.dmf.ddb/ddb_nd1-1_reva_900mv_125c.dmf.ddb/ddb_nd1-1_reva_900mv_n40c.dmf.ddb/ddb_nd1-1_reva_vid1_0c.dmf.ddb/ddb_nd1-1_reva_vid1_100c.dmf.ddb/ddb_nd1-1_reva_vid1_110c.dmf.ddb/ddb_nd1-1_reva_vid1_125c.dmf.ddb/ddb_nd1-1_reva_vid1_n40c.dmf.ddb/ddb_nd1-1_revb_900mv_0c.dmf.ddb/ddb_nd1-1_revb_900mv_100c.dmf.ddb/ddb_nd1-1_revb_900mv_110c.dmf.ddb/ddb_nd1-1_revb_900mv_125c.dmf.ddb/ddb_nd1-1_revb_900mv_n40c.dmf.ddb/ddb_nd1-1_revb_vid1_0c.dmf.ddb/ddb_nd1-1_revb_vid1_100c.dmf.ddb/ddb_nd1-1_revb_vid1_110c.dmf.ddb/ddb_nd1-1_revb_vid1_125c.dmf.ddb/ddb_nd1-1_revb_vid1_n40c.dmf.ddb/ddb_nd1-1_reves_900mv_0c.dmf.ddb/ddb_nd1-1_reves_900mv_100c.dmf.ddb/ddb_nd1-1_reves_900mv_110c.dmf.ddb/ddb_nd1-1_reves_900mv_125c.dmf.ddb/ddb_nd1-1_reves_900mv_n40c.dmf.ddb/ddb_nd1-1_reves_vid1_0c.dmf.ddb/ddb_nd1-1_reves_vid1_100c.dmf.ddb/ddb_nd1-1_reves_vid1_110c.dmf.ddb/ddb_nd1-1_reves_vid1_125c.dmf.ddb/ddb_nd1-1_reves_vid1_n40c.dmf.ddb/ddb_nd1-1_revesa_900mv_0c.dmf.ddb/ddb_nd1-1_revesa_900mv_100c.dmf.ddb/ddb_nd1-1_revesa_900mv_110c.dmf.ddb/ddb_nd1-1_revesa_900mv_125c.dmf.ddb/ddb_nd1-1_revesa_900mv_n40c.dmf.ddb/ddb_nd1-1_revesa_vid1_0c.dmf.ddb/ddb_nd1-1_revesa_vid1_100c.dmf.ddb/ddb_nd1-1_revesa_vid1_110c.dmf.ddb/ddb_nd1-1_revesa_vid1_125c.dmf.ddb/ddb_nd1-1_revesa_vid1_n40c.dmf.ddb/ddb_nd1-1_revprod_900mv_0c.dmf.ddb/ddb_nd1-1_revprod_900mv_0c_fdi.ddb/ddb_nd1-1_revprod_900mv_100c.dmf.ddb/ddb_nd1-1_revprod_900mv_100c_dem.ddb/ddb_nd1-1_revprod_900mv_100c_fdi.ddb/ddb_nd1-1_revprod_900mv_110c.dmf.ddb/ddb_nd1-1_revprod_900mv_125c.dmf.ddb/ddb_nd1-1_revprod_900mv_n40c.dmf.ddb/ddb_nd1-1_revprod_900mv_n40c_fdi.ddb/ddb_nd1-1_revprod_vid1_0c.dmf.ddb/ddb_nd1-1_revprod_vid1_0c_fdi.ddb/ddb_nd1-1_revprod_vid1_100c.dmf.ddb/ddb_nd1-1_revprod_vid1_100c_fdi.ddb/ddb_nd1-1_revprod_vid1_110c.dmf.ddb/ddb_nd1-1_revprod_vid1_125c.dmf.ddb/ddb_nd1-1_revprod_vid1_n40c.dmf.ddb/ddb_nd1-1_revprod_vid1_n40c_fdi.ddb/ddb_nd1-2_reva_850mv_0c.dmf.ddb/ddb_nd1-2_reva_850mv_100c.dmf.ddb/ddb_nd1-2_reva_850mv_110c.dmf.ddb/ddb_nd1-2_reva_850mv_125c.dmf.ddb/ddb_nd1-2_reva_850mv_n40c.dmf.ddb/ddb_nd1-2_reva_900mv_0c.dmf.ddb/ddb_nd1-2_reva_900mv_0c_fdi.ddb/ddb_nd1-2_reva_900mv_100c.dmf.ddb/ddb_nd1-2_reva_900mv_100c_dem.ddb/ddb_nd1-2_reva_900mv_100c_fdi.ddb/ddb_nd1-2_reva_900mv_110c.dmf.ddb/ddb_nd1-2_reva_900mv_125c.dmf.ddb/ddb_nd1-2_reva_900mv_n40c.dmf.ddb/ddb_nd1-2_reva_900mv_n40c_fdi.ddb/ddb_nd1-2_reva_vid2_0c.dmf.ddb/ddb_nd1-2_reva_vid2_100c.dmf.ddb/ddb_nd1-2_reva_vid2_110c.dmf.ddb/ddb_nd1-2_reva_vid2_125c.dmf.ddb/ddb_nd1-2_reva_vid2_n40c.dmf.ddb/ddb_nd1-2_revb_850mv_0c.dmf.ddb/ddb_nd1-2_revb_850mv_100c.dmf.ddb/ddb_nd1-2_revb_850mv_110c.dmf.ddb/ddb_nd1-2_revb_850mv_125c.dmf.ddb/ddb_nd1-2_revb_850mv_n40c.dmf.ddb/ddb_nd1-2_revb_900mv_0c.dmf.ddb/ddb_nd1-2_revb_900mv_100c.dmf.ddb/ddb_nd1-2_revb_900mv_110c.dmf.ddb/ddb_nd1-2_revb_900mv_125c.dmf.ddb/ddb_nd1-2_revb_900mv_n40c.dmf.ddb/ddb_nd1-2_revb_vid2_0c.dmf.ddb/ddb_nd1-2_revb_vid2_100c.dmf.ddb/ddb_nd1-2_revb_vid2_110c.dmf.ddb/ddb_nd1-2_revb_vid2_125c.dmf.ddb/ddb_nd1-2_revb_vid2_n40c.dmf.ddb/ddb_nd1-2_reves_850mv_0c.dmf.ddb/ddb_nd1-2_reves_850mv_100c.dmf.ddb/ddb_nd1-2_reves_850mv_110c.dmf.ddb/ddb_nd1-2_reves_850mv_125c.dmf.ddb/ddb_nd1-2_reves_850mv_n40c.dmf.ddb/ddb_nd1-2_reves_900mv_0c.dmf.ddb/ddb_nd1-2_reves_900mv_100c.dmf.ddb/ddb_nd1-2_reves_900mv_110c.dmf.ddb/ddb_nd1-2_reves_900mv_125c.dmf.ddb/ddb_nd1-2_reves_900mv_n40c.dmf.ddb/ddb_nd1-2_reves_vid2_0c.dmf.ddb/ddb_nd1-2_reves_vid2_100c.dmf.ddb/ddb_nd1-2_reves_vid2_110c.dmf.ddb/ddb_nd1-2_reves_vid2_125c.dmf.ddb/ddb_nd1-2_reves_vid2_n40c.dmf.ddb/ddb_nd1-2_revesa_850mv_0c.dmf.ddb/ddb_nd1-2_revesa_850mv_100c.dmf.ddb/ddb_nd1-2_revesa_850mv_110c.dmf.ddb/ddb_nd1-2_revesa_850mv_125c.dmf.ddb/ddb_nd1-2_revesa_850mv_n40c.dmf.ddb/ddb_nd1-2_revesa_900mv_0c.dmf.ddb/ddb_nd1-2_revesa_900mv_100c.dmf.ddb/ddb_nd1-2_revesa_900mv_110c.dmf.ddb/ddb_nd1-2_revesa_900mv_125c.dmf.ddb/ddb_nd1-2_revesa_900mv_n40c.dmf.ddb/ddb_nd1-2_revesa_vid2_0c.dmf.ddb/ddb_nd1-2_revesa_vid2_100c.dmf.ddb/ddb_nd1-2_revesa_vid2_110c.dmf.ddb/ddb_nd1-2_revesa_vid2_125c.dmf.ddb/ddb_nd1-2_revesa_vid2_n40c.dmf.ddb/ddb_nd1-2_revprod_850mv_0c.dmf.ddb/ddb_nd1-2_revprod_850mv_0c_fdi.ddb/ddb_nd1-2_revprod_850mv_100c.dmf.ddb/ddb_nd1-2_revprod_850mv_100c_dem.ddb/ddb_nd1-2_revprod_850mv_100c_fdi.ddb/ddb_nd1-2_revprod_850mv_110c.dmf.ddb/ddb_nd1-2_revprod_850mv_125c.dmf.ddb/ddb_nd1-2_revprod_850mv_n40c.dmf.ddb/ddb_nd1-2_revprod_850mv_n40c_fdi.ddb/ddb_nd1-2_revprod_900mv_0c.dmf.ddb/ddb_nd1-2_revprod_900mv_0c_fdi.ddb/ddb_nd1-2_revprod_900mv_100c.dmf.ddb/ddb_nd1-2_revprod_900mv_100c_dem.ddb/ddb_nd1-2_revprod_900mv_100c_fdi.ddb/ddb_nd1-2_revprod_900mv_110c.dmf.ddb/ddb_nd1-2_revprod_900mv_125c.dmf.ddb/ddb_nd1-2_revprod_900mv_n40c.dmf.ddb/ddb_nd1-2_revprod_900mv_n40c_fdi.ddb/ddb_nd1-2_revprod_vid2_0c.dmf.ddb/ddb_nd1-2_revprod_vid2_0c_fdi.ddb/ddb_nd1-2_revprod_vid2_100c.dmf.ddb/ddb_nd1-2_revprod_vid2_100c_fdi.ddb/ddb_nd1-2_revprod_vid2_110c.dmf.ddb/ddb_nd1-2_revprod_vid2_125c.dmf.ddb/ddb_nd1-2_revprod_vid2_n40c.dmf.ddb/ddb_nd1-2_revprod_vid2_n40c_fdi.ddb/ddb_nd1-3_reva_850mv_0c.dmf.ddb/ddb_nd1-3_reva_850mv_100c.dmf.ddb/ddb_nd1-3_reva_850mv_110c.dmf.ddb/ddb_nd1-3_reva_850mv_125c.dmf.ddb/ddb_nd1-3_reva_850mv_n40c.dmf.ddb/ddb_nd1-3_reva_900mv_0c.dmf.ddb/ddb_nd1-3_reva_900mv_100c.dmf.ddb/ddb_nd1-3_reva_900mv_110c.dmf.ddb/ddb_nd1-3_reva_900mv_125c.dmf.ddb/ddb_nd1-3_reva_900mv_n40c.dmf.ddb/ddb_nd1-3_reva_vid3a_0c.dmf.ddb/ddb_nd1-3_reva_vid3a_100c.dmf.ddb/ddb_nd1-3_reva_vid3a_110c.dmf.ddb/ddb_nd1-3_reva_vid3a_125c.dmf.ddb/ddb_nd1-3_reva_vid3a_n40c.dmf.ddb/ddb_nd1-3_revb_850mv_0c.dmf.ddb/ddb_nd1-3_revb_850mv_100c.dmf.ddb/ddb_nd1-3_revb_850mv_110c.dmf.ddb/ddb_nd1-3_revb_850mv_125c.dmf.ddb/ddb_nd1-3_revb_850mv_n40c.dmf.ddb/ddb_nd1-3_revb_900mv_0c.dmf.ddb/ddb_nd1-3_revb_900mv_100c.dmf.ddb/ddb_nd1-3_revb_900mv_110c.dmf.ddb/ddb_nd1-3_revb_900mv_125c.dmf.ddb/ddb_nd1-3_revb_900mv_n40c.dmf.ddb/ddb_nd1-3_revb_vid3a_0c.dmf.ddb/ddb_nd1-3_revb_vid3a_100c.dmf.ddb/ddb_nd1-3_revb_vid3a_110c.dmf.ddb/ddb_nd1-3_revb_vid3a_125c.dmf.ddb/ddb_nd1-3_revb_vid3a_n40c.dmf.ddb/ddb_nd1-3_reves_850mv_0c.dmf.ddb/ddb_nd1-3_reves_850mv_100c.dmf.ddb/ddb_nd1-3_reves_850mv_110c.dmf.ddb/ddb_nd1-3_reves_850mv_125c.dmf.ddb/ddb_nd1-3_reves_850mv_n40c.dmf.ddb/ddb_nd1-3_reves_900mv_0c.dmf.ddb/ddb_nd1-3_reves_900mv_100c.dmf.ddb/ddb_nd1-3_reves_900mv_110c.dmf.ddb/ddb_nd1-3_reves_900mv_125c.dmf.ddb/ddb_nd1-3_reves_900mv_n40c.dmf.ddb/ddb_nd1-3_reves_vid3a_0c.dmf.ddb/ddb_nd1-3_reves_vid3a_100c.dmf.ddb/ddb_nd1-3_reves_vid3a_110c.dmf.ddb/ddb_nd1-3_reves_vid3a_125c.dmf.ddb/ddb_nd1-3_reves_vid3a_n40c.dmf.ddb/ddb_nd1-3_revesa_850mv_0c.dmf.ddb/ddb_nd1-3_revesa_850mv_100c.dmf.ddb/ddb_nd1-3_revesa_850mv_110c.dmf.ddb/ddb_nd1-3_revesa_850mv_125c.dmf.ddb/ddb_nd1-3_revesa_850mv_n40c.dmf.ddb/ddb_nd1-3_revesa_900mv_0c.dmf.ddb/ddb_nd1-3_revesa_900mv_100c.dmf.ddb/ddb_nd1-3_revesa_900mv_110c.dmf.ddb/ddb_nd1-3_revesa_900mv_125c.dmf.ddb/ddb_nd1-3_revesa_900mv_n40c.dmf.ddb/ddb_nd1-3_revesa_vid3a_0c.dmf.ddb/ddb_nd1-3_revesa_vid3a_100c.dmf.ddb/ddb_nd1-3_revesa_vid3a_110c.dmf.ddb/ddb_nd1-3_revesa_vid3a_125c.dmf.ddb/ddb_nd1-3_revesa_vid3a_n40c.dmf.ddb/ddb_nd1-3_revprod_850mv_0c.dmf.ddb/ddb_nd1-3_revprod_850mv_0c_fdi.ddb/ddb_nd1-3_revprod_850mv_100c.dmf.ddb/ddb_nd1-3_revprod_850mv_100c_dem.ddb/ddb_nd1-3_revprod_850mv_100c_fdi.ddb/ddb_nd1-3_revprod_850mv_110c.dmf.ddb/ddb_nd1-3_revprod_850mv_125c.dmf.ddb/ddb_nd1-3_revprod_850mv_n40c.dmf.ddb/ddb_nd1-3_revprod_850mv_n40c_fdi.ddb/ddb_nd1-3_revprod_900mv_0c.dmf.ddb/ddb_nd1-3_revprod_900mv_0c_fdi.ddb/ddb_nd1-3_revprod_900mv_100c.dmf.ddb/ddb_nd1-3_revprod_900mv_100c_dem.ddb/ddb_nd1-3_revprod_900mv_100c_fdi.ddb/ddb_nd1-3_revprod_900mv_110c.dmf.ddb/ddb_nd1-3_revprod_900mv_125c.dmf.ddb/ddb_nd1-3_revprod_900mv_n40c.dmf.ddb/ddb_nd1-3_revprod_900mv_n40c_fdi.ddb/ddb_nd1-3_revprod_vid3a_0c.dmf.ddb/ddb_nd1-3_revprod_vid3a_0c_fdi.ddb/ddb_nd1-3_revprod_vid3a_100c.dmf.ddb/ddb_nd1-3_revprod_vid3a_100c_fdi.ddb/ddb_nd1-3_revprod_vid3a_110c.dmf.ddb/ddb_nd1-3_revprod_vid3a_125c.dmf.ddb/ddb_nd1-3_revprod_vid3a_n40c.dmf.ddb/ddb_nd1-3_revprod_vid3a_n40c_fdi.ddb/ddb_nd1-ff_reva_800mv_0c.dmf.ddb/ddb_nd1-ff_reva_800mv_100c.dmf.ddb/ddb_nd1-ff_reva_800mv_110c.dmf.ddb/ddb_nd1-ff_reva_800mv_125c.dmf.ddb/ddb_nd1-ff_reva_800mv_n40c.dmf.ddb/ddb_nd1-ff_reva_850mv_0c.dmf.ddb/ddb_nd1-ff_reva_850mv_100c.dmf.ddb/ddb_nd1-ff_reva_850mv_110c.dmf.ddb/ddb_nd1-ff_reva_850mv_125c.dmf.ddb/ddb_nd1-ff_reva_850mv_n40c.dmf.ddb/ddb_nd1-ff_reva_900mv_0c.dmf.ddb/ddb_nd1-ff_reva_900mv_100c.dmf.ddb/ddb_nd1-ff_reva_900mv_110c.dmf.ddb/ddb_nd1-ff_reva_900mv_125c.dmf.ddb/ddb_nd1-ff_reva_900mv_n40c.dmf.ddb/ddb_nd1-ff_reva_vid1_0c.dmf.ddb/ddb_nd1-ff_reva_vid1_100c.dmf.ddb/ddb_nd1-ff_reva_vid1_110c.dmf.ddb/ddb_nd1-ff_reva_vid1_125c.dmf.ddb/ddb_nd1-ff_reva_vid1_n40c.dmf.ddb/ddb_nd1-ff_revb_800mv_0c.dmf.ddb/ddb_nd1-ff_revb_800mv_100c.dmf.ddb/ddb_nd1-ff_revb_800mv_110c.dmf.ddb/ddb_nd1-ff_revb_800mv_125c.dmf.ddb/ddb_nd1-ff_revb_800mv_n40c.dmf.ddb/ddb_nd1-ff_revb_850mv_0c.dmf.ddb/ddb_nd1-ff_revb_850mv_100c.dmf.ddb/ddb_nd1-ff_revb_850mv_110c.dmf.ddb/ddb_nd1-ff_revb_850mv_125c.dmf.ddb/ddb_nd1-ff_revb_850mv_n40c.dmf.ddb/ddb_nd1-ff_revb_900mv_0c.dmf.ddb/ddb_nd1-ff_revb_900mv_100c.dmf.ddb/ddb_nd1-ff_revb_900mv_110c.dmf.ddb/ddb_nd1-ff_revb_900mv_125c.dmf.ddb/ddb_nd1-ff_revb_900mv_n40c.dmf.ddb/ddb_nd1-ff_revb_vid1_0c.dmf.ddb/ddb_nd1-ff_revb_vid1_100c.dmf.ddb/ddb_nd1-ff_revb_vid1_110c.dmf.ddb/ddb_nd1-ff_revb_vid1_125c.dmf.ddb/ddb_nd1-ff_revb_vid1_n40c.dmf.ddb/ddb_nd1-ff_reves_800mv_0c.dmf.ddb/ddb_nd1-ff_reves_800mv_100c.dmf.ddb/ddb_nd1-ff_reves_800mv_110c.dmf.ddb/ddb_nd1-ff_reves_800mv_125c.dmf.ddb/ddb_nd1-ff_reves_800mv_n40c.dmf.ddb/ddb_nd1-ff_reves_850mv_0c.dmf.ddb/ddb_nd1-ff_reves_850mv_100c.dmf.ddb/ddb_nd1-ff_reves_850mv_110c.dmf.ddb/ddb_nd1-ff_reves_850mv_125c.dmf.ddb/ddb_nd1-ff_reves_850mv_n40c.dmf.ddb/ddb_nd1-ff_reves_900mv_0c.dmf.ddb/ddb_nd1-ff_reves_900mv_100c.dmf.ddb/ddb_nd1-ff_reves_900mv_110c.dmf.ddb/ddb_nd1-ff_reves_900mv_125c.dmf.ddb/ddb_nd1-ff_reves_900mv_n40c.dmf.ddb/ddb_nd1-ff_reves_vid1_0c.dmf.ddb/ddb_nd1-ff_reves_vid1_100c.dmf.ddb/ddb_nd1-ff_reves_vid1_110c.dmf.ddb/ddb_nd1-ff_reves_vid1_125c.dmf.ddb/ddb_nd1-ff_reves_vid1_n40c.dmf.ddb/ddb_nd1-ff_revesa_800mv_0c.dmf.ddb/ddb_nd1-ff_revesa_800mv_100c.dmf.ddb/ddb_nd1-ff_revesa_800mv_110c.dmf.ddb/ddb_nd1-ff_revesa_800mv_125c.dmf.ddb/ddb_nd1-ff_revesa_800mv_n40c.dmf.ddb/ddb_nd1-ff_revesa_850mv_0c.dmf.ddb/ddb_nd1-ff_revesa_850mv_100c.dmf.ddb/ddb_nd1-ff_revesa_850mv_110c.dmf.ddb/ddb_nd1-ff_revesa_850mv_125c.dmf.ddb/ddb_nd1-ff_revesa_850mv_n40c.dmf.ddb/ddb_nd1-ff_revesa_900mv_0c.dmf.ddb/ddb_nd1-ff_revesa_900mv_100c.dmf.ddb/ddb_nd1-ff_revesa_900mv_110c.dmf.ddb/ddb_nd1-ff_revesa_900mv_125c.dmf.ddb/ddb_nd1-ff_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ff_revesa_vid1_0c.dmf.ddb/ddb_nd1-ff_revesa_vid1_100c.dmf.ddb/ddb_nd1-ff_revesa_vid1_110c.dmf.ddb/ddb_nd1-ff_revesa_vid1_125c.dmf.ddb/ddb_nd1-ff_revesa_vid1_n40c.dmf.ddb/ddb_nd1-ff_revprod_800mv_0c.dmf.ddb/ddb_nd1-ff_revprod_800mv_100c.dmf.ddb/ddb_nd1-ff_revprod_800mv_110c.dmf.ddb/ddb_nd1-ff_revprod_800mv_125c.dmf.ddb/ddb_nd1-ff_revprod_800mv_n40c.dmf.ddb/ddb_nd1-ff_revprod_850mv_0c.dmf.ddb/ddb_nd1-ff_revprod_850mv_100c.dmf.ddb/ddb_nd1-ff_revprod_850mv_110c.dmf.ddb/ddb_nd1-ff_revprod_850mv_125c.dmf.ddb/ddb_nd1-ff_revprod_850mv_n40c.dmf.ddb/ddb_nd1-ff_revprod_900mv_0c.dmf.ddb/ddb_nd1-ff_revprod_900mv_100c.dmf.ddb/ddb_nd1-ff_revprod_900mv_110c.dmf.ddb/ddb_nd1-ff_revprod_900mv_125c.dmf.ddb/ddb_nd1-ff_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ff_revprod_vid1_0c.dmf.ddb/ddb_nd1-ff_revprod_vid1_100c.dmf.ddb/ddb_nd1-ff_revprod_vid1_110c.dmf.ddb/ddb_nd1-ff_revprod_vid1_125c.dmf.ddb/ddb_nd1-ff_revprod_vid1_n40c.dmf.ddb/ddb_nd1-ffbin_reva_800mv_0c.dmf.ddb/ddb_nd1-ffbin_reva_800mv_100c.dmf.ddb/ddb_nd1-ffbin_reva_800mv_110c.dmf.ddb/ddb_nd1-ffbin_reva_800mv_125c.dmf.ddb/ddb_nd1-ffbin_reva_800mv_n40c.dmf.ddb/ddb_nd1-ffbin_reva_850mv_0c.dmf.ddb/ddb_nd1-ffbin_reva_850mv_100c.dmf.ddb/ddb_nd1-ffbin_reva_850mv_110c.dmf.ddb/ddb_nd1-ffbin_reva_850mv_125c.dmf.ddb/ddb_nd1-ffbin_reva_850mv_n40c.dmf.ddb/ddb_nd1-ffbin_reva_900mv_0c.dmf.ddb/ddb_nd1-ffbin_reva_900mv_100c.dmf.ddb/ddb_nd1-ffbin_reva_900mv_110c.dmf.ddb/ddb_nd1-ffbin_reva_900mv_125c.dmf.ddb/ddb_nd1-ffbin_reva_900mv_n40c.dmf.ddb/ddb_nd1-ffbin_reva_vid1_0c.dmf.ddb/ddb_nd1-ffbin_reva_vid1_100c.dmf.ddb/ddb_nd1-ffbin_reva_vid1_110c.dmf.ddb/ddb_nd1-ffbin_reva_vid1_125c.dmf.ddb/ddb_nd1-ffbin_reva_vid1_n40c.dmf.ddb/ddb_nd1-ffbin_revb_800mv_0c.dmf.ddb/ddb_nd1-ffbin_revb_800mv_100c.dmf.ddb/ddb_nd1-ffbin_revb_800mv_110c.dmf.ddb/ddb_nd1-ffbin_revb_800mv_125c.dmf.ddb/ddb_nd1-ffbin_revb_800mv_n40c.dmf.ddb/ddb_nd1-ffbin_revb_850mv_0c.dmf.ddb/ddb_nd1-ffbin_revb_850mv_100c.dmf.ddb/ddb_nd1-ffbin_revb_850mv_110c.dmf.ddb/ddb_nd1-ffbin_revb_850mv_125c.dmf.ddb/ddb_nd1-ffbin_revb_850mv_n40c.dmf.ddb/ddb_nd1-ffbin_revb_900mv_0c.dmf.ddb/ddb_nd1-ffbin_revb_900mv_100c.dmf.ddb/ddb_nd1-ffbin_revb_900mv_110c.dmf.ddb/ddb_nd1-ffbin_revb_900mv_125c.dmf.ddb/ddb_nd1-ffbin_revb_900mv_n40c.dmf.ddb/ddb_nd1-ffbin_revb_vid1_0c.dmf.ddb/ddb_nd1-ffbin_revb_vid1_100c.dmf.ddb/ddb_nd1-ffbin_revb_vid1_110c.dmf.ddb/ddb_nd1-ffbin_revb_vid1_125c.dmf.ddb/ddb_nd1-ffbin_revb_vid1_n40c.dmf.ddb/ddb_nd1-ffbin_reves_800mv_0c.dmf.ddb/ddb_nd1-ffbin_reves_800mv_100c.dmf.ddb/ddb_nd1-ffbin_reves_800mv_110c.dmf.ddb/ddb_nd1-ffbin_reves_800mv_125c.dmf.ddb/ddb_nd1-ffbin_reves_800mv_n40c.dmf.ddb/ddb_nd1-ffbin_reves_850mv_0c.dmf.ddb/ddb_nd1-ffbin_reves_850mv_100c.dmf.ddb/ddb_nd1-ffbin_reves_850mv_110c.dmf.ddb/ddb_nd1-ffbin_reves_850mv_125c.dmf.ddb/ddb_nd1-ffbin_reves_850mv_n40c.dmf.ddb/ddb_nd1-ffbin_reves_900mv_0c.dmf.ddb/ddb_nd1-ffbin_reves_900mv_100c.dmf.ddb/ddb_nd1-ffbin_reves_900mv_110c.dmf.ddb/ddb_nd1-ffbin_reves_900mv_125c.dmf.ddb/ddb_nd1-ffbin_reves_900mv_n40c.dmf.ddb/ddb_nd1-ffbin_reves_vid1_0c.dmf.ddb/ddb_nd1-ffbin_reves_vid1_100c.dmf.ddb/ddb_nd1-ffbin_reves_vid1_110c.dmf.ddb/ddb_nd1-ffbin_reves_vid1_125c.dmf.ddb/ddb_nd1-ffbin_reves_vid1_n40c.dmf.ddb/ddb_nd1-ffbin_revesa_800mv_0c.dmf.ddb/ddb_nd1-ffbin_revesa_800mv_100c.dmf.ddb/ddb_nd1-ffbin_revesa_800mv_110c.dmf.ddb/ddb_nd1-ffbin_revesa_800mv_125c.dmf.ddb/ddb_nd1-ffbin_revesa_800mv_n40c.dmf.ddb/ddb_nd1-ffbin_revesa_850mv_0c.dmf.ddb/ddb_nd1-ffbin_revesa_850mv_100c.dmf.ddb/ddb_nd1-ffbin_revesa_850mv_110c.dmf.ddb/ddb_nd1-ffbin_revesa_850mv_125c.dmf.ddb/ddb_nd1-ffbin_revesa_850mv_n40c.dmf.ddb/ddb_nd1-ffbin_revesa_900mv_0c.dmf.ddb/ddb_nd1-ffbin_revesa_900mv_100c.dmf.ddb/ddb_nd1-ffbin_revesa_900mv_110c.dmf.ddb/ddb_nd1-ffbin_revesa_900mv_125c.dmf.ddb/ddb_nd1-ffbin_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ffbin_revesa_vid1_0c.dmf.ddb/ddb_nd1-ffbin_revesa_vid1_100c.dmf.ddb/ddb_nd1-ffbin_revesa_vid1_110c.dmf.ddb/ddb_nd1-ffbin_revesa_vid1_125c.dmf.ddb/ddb_nd1-ffbin_revesa_vid1_n40c.dmf.ddb/ddb_nd1-ffbin_revprod_800mv_0c.dmf.ddb/ddb_nd1-ffbin_revprod_800mv_100c.dmf.ddb/ddb_nd1-ffbin_revprod_800mv_110c.dmf.ddb/ddb_nd1-ffbin_revprod_800mv_125c.dmf.ddb/ddb_nd1-ffbin_revprod_800mv_n40c.dmf.ddb/ddb_nd1-ffbin_revprod_850mv_0c.dmf.ddb/ddb_nd1-ffbin_revprod_850mv_100c.dmf.ddb/ddb_nd1-ffbin_revprod_850mv_110c.dmf.ddb/ddb_nd1-ffbin_revprod_850mv_125c.dmf.ddb/ddb_nd1-ffbin_revprod_850mv_n40c.dmf.ddb/ddb_nd1-ffbin_revprod_900mv_0c.dmf.ddb/ddb_nd1-ffbin_revprod_900mv_100c.dmf.ddb/ddb_nd1-ffbin_revprod_900mv_110c.dmf.ddb/ddb_nd1-ffbin_revprod_900mv_125c.dmf.ddb/ddb_nd1-ffbin_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ffbin_revprod_vid1_0c.dmf.ddb/ddb_nd1-ffbin_revprod_vid1_100c.dmf.ddb/ddb_nd1-ffbin_revprod_vid1_110c.dmf.ddb/ddb_nd1-ffbin_revprod_vid1_125c.dmf.ddb/ddb_nd1-ffbin_revprod_vid1_n40c.dmf.ddb/ddb_nd1-ffscaled_reva_800mv_0c.dmf.ddb/ddb_nd1-ffscaled_reva_800mv_100c.dmf.ddb/ddb_nd1-ffscaled_reva_800mv_110c.dmf.ddb/ddb_nd1-ffscaled_reva_800mv_125c.dmf.ddb/ddb_nd1-ffscaled_reva_800mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reva_850mv_0c.dmf.ddb/ddb_nd1-ffscaled_reva_850mv_100c.dmf.ddb/ddb_nd1-ffscaled_reva_850mv_110c.dmf.ddb/ddb_nd1-ffscaled_reva_850mv_125c.dmf.ddb/ddb_nd1-ffscaled_reva_850mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reva_900mv_0c.dmf.ddb/ddb_nd1-ffscaled_reva_900mv_100c.dmf.ddb/ddb_nd1-ffscaled_reva_900mv_110c.dmf.ddb/ddb_nd1-ffscaled_reva_900mv_125c.dmf.ddb/ddb_nd1-ffscaled_reva_900mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reva_vid1_0c.dmf.ddb/ddb_nd1-ffscaled_reva_vid1_100c.dmf.ddb/ddb_nd1-ffscaled_reva_vid1_110c.dmf.ddb/ddb_nd1-ffscaled_reva_vid1_125c.dmf.ddb/ddb_nd1-ffscaled_reva_vid1_n40c.dmf.ddb/ddb_nd1-ffscaled_revb_800mv_0c.dmf.ddb/ddb_nd1-ffscaled_revb_800mv_100c.dmf.ddb/ddb_nd1-ffscaled_revb_800mv_110c.dmf.ddb/ddb_nd1-ffscaled_revb_800mv_125c.dmf.ddb/ddb_nd1-ffscaled_revb_800mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revb_850mv_0c.dmf.ddb/ddb_nd1-ffscaled_revb_850mv_100c.dmf.ddb/ddb_nd1-ffscaled_revb_850mv_110c.dmf.ddb/ddb_nd1-ffscaled_revb_850mv_125c.dmf.ddb/ddb_nd1-ffscaled_revb_850mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revb_900mv_0c.dmf.ddb/ddb_nd1-ffscaled_revb_900mv_100c.dmf.ddb/ddb_nd1-ffscaled_revb_900mv_110c.dmf.ddb/ddb_nd1-ffscaled_revb_900mv_125c.dmf.ddb/ddb_nd1-ffscaled_revb_900mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revb_vid1_0c.dmf.ddb/ddb_nd1-ffscaled_revb_vid1_100c.dmf.ddb/ddb_nd1-ffscaled_revb_vid1_110c.dmf.ddb/ddb_nd1-ffscaled_revb_vid1_125c.dmf.ddb/ddb_nd1-ffscaled_revb_vid1_n40c.dmf.ddb/ddb_nd1-ffscaled_reves_800mv_0c.dmf.ddb/ddb_nd1-ffscaled_reves_800mv_100c.dmf.ddb/ddb_nd1-ffscaled_reves_800mv_110c.dmf.ddb/ddb_nd1-ffscaled_reves_800mv_125c.dmf.ddb/ddb_nd1-ffscaled_reves_800mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reves_850mv_0c.dmf.ddb/ddb_nd1-ffscaled_reves_850mv_100c.dmf.ddb/ddb_nd1-ffscaled_reves_850mv_110c.dmf.ddb/ddb_nd1-ffscaled_reves_850mv_125c.dmf.ddb/ddb_nd1-ffscaled_reves_850mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reves_900mv_0c.dmf.ddb/ddb_nd1-ffscaled_reves_900mv_100c.dmf.ddb/ddb_nd1-ffscaled_reves_900mv_110c.dmf.ddb/ddb_nd1-ffscaled_reves_900mv_125c.dmf.ddb/ddb_nd1-ffscaled_reves_900mv_n40c.dmf.ddb/ddb_nd1-ffscaled_reves_vid1_0c.dmf.ddb/ddb_nd1-ffscaled_reves_vid1_100c.dmf.ddb/ddb_nd1-ffscaled_reves_vid1_110c.dmf.ddb/ddb_nd1-ffscaled_reves_vid1_125c.dmf.ddb/ddb_nd1-ffscaled_reves_vid1_n40c.dmf.ddb/ddb_nd1-ffscaled_revesa_800mv_0c.dmf.ddb/ddb_nd1-ffscaled_revesa_800mv_100c.dmf.ddb/ddb_nd1-ffscaled_revesa_800mv_110c.dmf.ddb/ddb_nd1-ffscaled_revesa_800mv_125c.dmf.ddb/ddb_nd1-ffscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revesa_850mv_0c.dmf.ddb/ddb_nd1-ffscaled_revesa_850mv_100c.dmf.ddb/ddb_nd1-ffscaled_revesa_850mv_110c.dmf.ddb/ddb_nd1-ffscaled_revesa_850mv_125c.dmf.ddb/ddb_nd1-ffscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revesa_900mv_0c.dmf.ddb/ddb_nd1-ffscaled_revesa_900mv_100c.dmf.ddb/ddb_nd1-ffscaled_revesa_900mv_110c.dmf.ddb/ddb_nd1-ffscaled_revesa_900mv_125c.dmf.ddb/ddb_nd1-ffscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revesa_vid1_0c.dmf.ddb/ddb_nd1-ffscaled_revesa_vid1_100c.dmf.ddb/ddb_nd1-ffscaled_revesa_vid1_110c.dmf.ddb/ddb_nd1-ffscaled_revesa_vid1_125c.dmf.ddb/ddb_nd1-ffscaled_revesa_vid1_n40c.dmf.ddb/ddb_nd1-ffscaled_revprod_800mv_0c.dmf.ddb/ddb_nd1-ffscaled_revprod_800mv_100c.dmf.ddb/ddb_nd1-ffscaled_revprod_800mv_110c.dmf.ddb/ddb_nd1-ffscaled_revprod_800mv_125c.dmf.ddb/ddb_nd1-ffscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revprod_850mv_0c.dmf.ddb/ddb_nd1-ffscaled_revprod_850mv_100c.dmf.ddb/ddb_nd1-ffscaled_revprod_850mv_110c.dmf.ddb/ddb_nd1-ffscaled_revprod_850mv_125c.dmf.ddb/ddb_nd1-ffscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revprod_900mv_0c.dmf.ddb/ddb_nd1-ffscaled_revprod_900mv_100c.dmf.ddb/ddb_nd1-ffscaled_revprod_900mv_110c.dmf.ddb/ddb_nd1-ffscaled_revprod_900mv_125c.dmf.ddb/ddb_nd1-ffscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ffscaled_revprod_vid1_0c.dmf.ddb/ddb_nd1-ffscaled_revprod_vid1_100c.dmf.ddb/ddb_nd1-ffscaled_revprod_vid1_110c.dmf.ddb/ddb_nd1-ffscaled_revprod_vid1_125c.dmf.ddb/ddb_nd1-ffscaled_revprod_vid1_n40c.dmf.ddb/ddb_nd1-ii_reva_900mv_0c.dmf.ddb/ddb_nd1-ii_reva_900mv_100c.dmf.ddb/ddb_nd1-ii_reva_900mv_110c.dmf.ddb/ddb_nd1-ii_reva_900mv_125c.dmf.ddb/ddb_nd1-ii_reva_900mv_n40c.dmf.ddb/ddb_nd1-ii_revb_900mv_0c.dmf.ddb/ddb_nd1-ii_revb_900mv_100c.dmf.ddb/ddb_nd1-ii_revb_900mv_110c.dmf.ddb/ddb_nd1-ii_revb_900mv_125c.dmf.ddb/ddb_nd1-ii_revb_900mv_n40c.dmf.ddb/ddb_nd1-ii_reves_900mv_0c.dmf.ddb/ddb_nd1-ii_reves_900mv_100c.dmf.ddb/ddb_nd1-ii_reves_900mv_110c.dmf.ddb/ddb_nd1-ii_reves_900mv_125c.dmf.ddb/ddb_nd1-ii_reves_900mv_n40c.dmf.ddb/ddb_nd1-ii_revesa_900mv_0c.dmf.ddb/ddb_nd1-ii_revesa_900mv_100c.dmf.ddb/ddb_nd1-ii_revesa_900mv_110c.dmf.ddb/ddb_nd1-ii_revesa_900mv_125c.dmf.ddb/ddb_nd1-ii_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ii_revprod_900mv_0c.dmf.ddb/ddb_nd1-ii_revprod_900mv_100c.dmf.ddb/ddb_nd1-ii_revprod_900mv_110c.dmf.ddb/ddb_nd1-ii_revprod_900mv_125c.dmf.ddb/ddb_nd1-ii_revprod_900mv_n40c.dmf.ddb/ddb_nd1-iibin_reva_900mv_0c.dmf.ddb/ddb_nd1-iibin_reva_900mv_100c.dmf.ddb/ddb_nd1-iibin_reva_900mv_110c.dmf.ddb/ddb_nd1-iibin_reva_900mv_125c.dmf.ddb/ddb_nd1-iibin_reva_900mv_n40c.dmf.ddb/ddb_nd1-iibin_revb_900mv_0c.dmf.ddb/ddb_nd1-iibin_revb_900mv_100c.dmf.ddb/ddb_nd1-iibin_revb_900mv_110c.dmf.ddb/ddb_nd1-iibin_revb_900mv_125c.dmf.ddb/ddb_nd1-iibin_revb_900mv_n40c.dmf.ddb/ddb_nd1-iibin_reves_900mv_0c.dmf.ddb/ddb_nd1-iibin_reves_900mv_100c.dmf.ddb/ddb_nd1-iibin_reves_900mv_110c.dmf.ddb/ddb_nd1-iibin_reves_900mv_125c.dmf.ddb/ddb_nd1-iibin_reves_900mv_n40c.dmf.ddb/ddb_nd1-iibin_revesa_900mv_0c.dmf.ddb/ddb_nd1-iibin_revesa_900mv_100c.dmf.ddb/ddb_nd1-iibin_revesa_900mv_110c.dmf.ddb/ddb_nd1-iibin_revesa_900mv_125c.dmf.ddb/ddb_nd1-iibin_revesa_900mv_n40c.dmf.ddb/ddb_nd1-iibin_revprod_900mv_0c.dmf.ddb/ddb_nd1-iibin_revprod_900mv_100c.dmf.ddb/ddb_nd1-iibin_revprod_900mv_110c.dmf.ddb/ddb_nd1-iibin_revprod_900mv_125c.dmf.ddb/ddb_nd1-iibin_revprod_900mv_n40c.dmf.ddb/ddb_nd1-iiscaled_reva_900mv_0c.dmf.ddb/ddb_nd1-iiscaled_reva_900mv_100c.dmf.ddb/ddb_nd1-iiscaled_reva_900mv_110c.dmf.ddb/ddb_nd1-iiscaled_reva_900mv_125c.dmf.ddb/ddb_nd1-iiscaled_reva_900mv_n40c.dmf.ddb/ddb_nd1-iiscaled_revb_900mv_0c.dmf.ddb/ddb_nd1-iiscaled_revb_900mv_100c.dmf.ddb/ddb_nd1-iiscaled_revb_900mv_110c.dmf.ddb/ddb_nd1-iiscaled_revb_900mv_125c.dmf.ddb/ddb_nd1-iiscaled_revb_900mv_n40c.dmf.ddb/ddb_nd1-iiscaled_reves_900mv_0c.dmf.ddb/ddb_nd1-iiscaled_reves_900mv_100c.dmf.ddb/ddb_nd1-iiscaled_reves_900mv_110c.dmf.ddb/ddb_nd1-iiscaled_reves_900mv_125c.dmf.ddb/ddb_nd1-iiscaled_reves_900mv_n40c.dmf.ddb/ddb_nd1-iiscaled_revesa_900mv_0c.dmf.ddb/ddb_nd1-iiscaled_revesa_900mv_100c.dmf.ddb/ddb_nd1-iiscaled_revesa_900mv_110c.dmf.ddb/ddb_nd1-iiscaled_revesa_900mv_125c.dmf.ddb/ddb_nd1-iiscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd1-iiscaled_revprod_900mv_0c.dmf.ddb/ddb_nd1-iiscaled_revprod_900mv_100c.dmf.ddb/ddb_nd1-iiscaled_revprod_900mv_110c.dmf.ddb/ddb_nd1-iiscaled_revprod_900mv_125c.dmf.ddb/ddb_nd1-iiscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd1-m_reva_850mv_0c.dmf.ddb/ddb_nd1-m_reva_850mv_100c.dmf.ddb/ddb_nd1-m_reva_850mv_110c.dmf.ddb/ddb_nd1-m_reva_850mv_125c.dmf.ddb/ddb_nd1-m_reva_850mv_n40c.dmf.ddb/ddb_nd1-m_reva_900mv_0c.dmf.ddb/ddb_nd1-m_reva_900mv_0c_fdi.ddb/ddb_nd1-m_reva_900mv_100c.dmf.ddb/ddb_nd1-m_reva_900mv_100c_fdi.ddb/ddb_nd1-m_reva_900mv_110c.dmf.ddb/ddb_nd1-m_reva_900mv_125c.dmf.ddb/ddb_nd1-m_reva_900mv_n40c.dmf.ddb/ddb_nd1-m_reva_900mv_n40c_fdi.ddb/ddb_nd1-m_revb_850mv_0c.dmf.ddb/ddb_nd1-m_revb_850mv_100c.dmf.ddb/ddb_nd1-m_revb_850mv_110c.dmf.ddb/ddb_nd1-m_revb_850mv_125c.dmf.ddb/ddb_nd1-m_revb_850mv_n40c.dmf.ddb/ddb_nd1-m_revb_900mv_0c.dmf.ddb/ddb_nd1-m_revb_900mv_100c.dmf.ddb/ddb_nd1-m_revb_900mv_110c.dmf.ddb/ddb_nd1-m_revb_900mv_125c.dmf.ddb/ddb_nd1-m_revb_900mv_n40c.dmf.ddb/ddb_nd1-m_reves_850mv_0c.dmf.ddb/ddb_nd1-m_reves_850mv_100c.dmf.ddb/ddb_nd1-m_reves_850mv_110c.dmf.ddb/ddb_nd1-m_reves_850mv_125c.dmf.ddb/ddb_nd1-m_reves_850mv_n40c.dmf.ddb/ddb_nd1-m_reves_900mv_0c.dmf.ddb/ddb_nd1-m_reves_900mv_100c.dmf.ddb/ddb_nd1-m_reves_900mv_110c.dmf.ddb/ddb_nd1-m_reves_900mv_125c.dmf.ddb/ddb_nd1-m_reves_900mv_n40c.dmf.ddb/ddb_nd1-m_revesa_850mv_0c.dmf.ddb/ddb_nd1-m_revesa_850mv_100c.dmf.ddb/ddb_nd1-m_revesa_850mv_110c.dmf.ddb/ddb_nd1-m_revesa_850mv_125c.dmf.ddb/ddb_nd1-m_revesa_850mv_n40c.dmf.ddb/ddb_nd1-m_revesa_900mv_0c.dmf.ddb/ddb_nd1-m_revesa_900mv_100c.dmf.ddb/ddb_nd1-m_revesa_900mv_110c.dmf.ddb/ddb_nd1-m_revesa_900mv_125c.dmf.ddb/ddb_nd1-m_revesa_900mv_n40c.dmf.ddb/ddb_nd1-m_revprod_850mv_0c.dmf.ddb/ddb_nd1-m_revprod_850mv_0c_fdi.ddb/ddb_nd1-m_revprod_850mv_100c.dmf.ddb/ddb_nd1-m_revprod_850mv_100c_fdi.ddb/ddb_nd1-m_revprod_850mv_110c.dmf.ddb/ddb_nd1-m_revprod_850mv_125c.dmf.ddb/ddb_nd1-m_revprod_850mv_n40c.dmf.ddb/ddb_nd1-m_revprod_850mv_n40c_fdi.ddb/ddb_nd1-m_revprod_900mv_0c.dmf.ddb/ddb_nd1-m_revprod_900mv_0c_fdi.ddb/ddb_nd1-m_revprod_900mv_100c.dmf.ddb/ddb_nd1-m_revprod_900mv_100c_fdi.ddb/ddb_nd1-m_revprod_900mv_110c.dmf.ddb/ddb_nd1-m_revprod_900mv_125c.dmf.ddb/ddb_nd1-m_revprod_900mv_n40c.dmf.ddb/ddb_nd1-m_revprod_900mv_n40c_fdi.ddb/ddb_nd1-ss_reva_900mv_0c.dmf.ddb/ddb_nd1-ss_reva_900mv_100c.dmf.ddb/ddb_nd1-ss_reva_900mv_110c.dmf.ddb/ddb_nd1-ss_reva_900mv_125c.dmf.ddb/ddb_nd1-ss_reva_900mv_n40c.dmf.ddb/ddb_nd1-ss_revb_900mv_0c.dmf.ddb/ddb_nd1-ss_revb_900mv_100c.dmf.ddb/ddb_nd1-ss_revb_900mv_110c.dmf.ddb/ddb_nd1-ss_revb_900mv_125c.dmf.ddb/ddb_nd1-ss_revb_900mv_n40c.dmf.ddb/ddb_nd1-ss_reves_900mv_0c.dmf.ddb/ddb_nd1-ss_reves_900mv_100c.dmf.ddb/ddb_nd1-ss_reves_900mv_110c.dmf.ddb/ddb_nd1-ss_reves_900mv_125c.dmf.ddb/ddb_nd1-ss_reves_900mv_n40c.dmf.ddb/ddb_nd1-ss_revesa_900mv_0c.dmf.ddb/ddb_nd1-ss_revesa_900mv_100c.dmf.ddb/ddb_nd1-ss_revesa_900mv_110c.dmf.ddb/ddb_nd1-ss_revesa_900mv_125c.dmf.ddb/ddb_nd1-ss_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ss_revprod_900mv_0c.dmf.ddb/ddb_nd1-ss_revprod_900mv_100c.dmf.ddb/ddb_nd1-ss_revprod_900mv_110c.dmf.ddb/ddb_nd1-ss_revprod_900mv_125c.dmf.ddb/ddb_nd1-ss_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ssbin_reva_900mv_0c.dmf.ddb/ddb_nd1-ssbin_reva_900mv_100c.dmf.ddb/ddb_nd1-ssbin_reva_900mv_110c.dmf.ddb/ddb_nd1-ssbin_reva_900mv_125c.dmf.ddb/ddb_nd1-ssbin_reva_900mv_n40c.dmf.ddb/ddb_nd1-ssbin_revb_900mv_0c.dmf.ddb/ddb_nd1-ssbin_revb_900mv_100c.dmf.ddb/ddb_nd1-ssbin_revb_900mv_110c.dmf.ddb/ddb_nd1-ssbin_revb_900mv_125c.dmf.ddb/ddb_nd1-ssbin_revb_900mv_n40c.dmf.ddb/ddb_nd1-ssbin_reves_900mv_0c.dmf.ddb/ddb_nd1-ssbin_reves_900mv_100c.dmf.ddb/ddb_nd1-ssbin_reves_900mv_110c.dmf.ddb/ddb_nd1-ssbin_reves_900mv_125c.dmf.ddb/ddb_nd1-ssbin_reves_900mv_n40c.dmf.ddb/ddb_nd1-ssbin_revesa_900mv_0c.dmf.ddb/ddb_nd1-ssbin_revesa_900mv_100c.dmf.ddb/ddb_nd1-ssbin_revesa_900mv_110c.dmf.ddb/ddb_nd1-ssbin_revesa_900mv_125c.dmf.ddb/ddb_nd1-ssbin_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ssbin_revprod_900mv_0c.dmf.ddb/ddb_nd1-ssbin_revprod_900mv_100c.dmf.ddb/ddb_nd1-ssbin_revprod_900mv_110c.dmf.ddb/ddb_nd1-ssbin_revprod_900mv_125c.dmf.ddb/ddb_nd1-ssbin_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ssscaled_reva_900mv_0c.dmf.ddb/ddb_nd1-ssscaled_reva_900mv_100c.dmf.ddb/ddb_nd1-ssscaled_reva_900mv_110c.dmf.ddb/ddb_nd1-ssscaled_reva_900mv_125c.dmf.ddb/ddb_nd1-ssscaled_reva_900mv_n40c.dmf.ddb/ddb_nd1-ssscaled_revb_900mv_0c.dmf.ddb/ddb_nd1-ssscaled_revb_900mv_100c.dmf.ddb/ddb_nd1-ssscaled_revb_900mv_110c.dmf.ddb/ddb_nd1-ssscaled_revb_900mv_125c.dmf.ddb/ddb_nd1-ssscaled_revb_900mv_n40c.dmf.ddb/ddb_nd1-ssscaled_reves_900mv_0c.dmf.ddb/ddb_nd1-ssscaled_reves_900mv_100c.dmf.ddb/ddb_nd1-ssscaled_reves_900mv_110c.dmf.ddb/ddb_nd1-ssscaled_reves_900mv_125c.dmf.ddb/ddb_nd1-ssscaled_reves_900mv_n40c.dmf.ddb/ddb_nd1-ssscaled_revesa_900mv_0c.dmf.ddb/ddb_nd1-ssscaled_revesa_900mv_100c.dmf.ddb/ddb_nd1-ssscaled_revesa_900mv_110c.dmf.ddb/ddb_nd1-ssscaled_revesa_900mv_125c.dmf.ddb/ddb_nd1-ssscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ssscaled_revprod_900mv_0c.dmf.ddb/ddb_nd1-ssscaled_revprod_900mv_100c.dmf.ddb/ddb_nd1-ssscaled_revprod_900mv_110c.dmf.ddb/ddb_nd1-ssscaled_revprod_900mv_125c.dmf.ddb/ddb_nd1-ssscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd1-tt_reva_800mv_0c.dmf.ddb/ddb_nd1-tt_reva_800mv_100c.dmf.ddb/ddb_nd1-tt_reva_800mv_110c.dmf.ddb/ddb_nd1-tt_reva_800mv_125c.dmf.ddb/ddb_nd1-tt_reva_800mv_n40c.dmf.ddb/ddb_nd1-tt_reva_850mv_0c.dmf.ddb/ddb_nd1-tt_reva_850mv_100c.dmf.ddb/ddb_nd1-tt_reva_850mv_110c.dmf.ddb/ddb_nd1-tt_reva_850mv_125c.dmf.ddb/ddb_nd1-tt_reva_850mv_n40c.dmf.ddb/ddb_nd1-tt_reva_900mv_0c.dmf.ddb/ddb_nd1-tt_reva_900mv_100c.dmf.ddb/ddb_nd1-tt_reva_900mv_110c.dmf.ddb/ddb_nd1-tt_reva_900mv_125c.dmf.ddb/ddb_nd1-tt_reva_900mv_n40c.dmf.ddb/ddb_nd1-tt_reva_vid2_0c.dmf.ddb/ddb_nd1-tt_reva_vid2_100c.dmf.ddb/ddb_nd1-tt_reva_vid2_110c.dmf.ddb/ddb_nd1-tt_reva_vid2_125c.dmf.ddb/ddb_nd1-tt_reva_vid2_n40c.dmf.ddb/ddb_nd1-tt_reva_vid3a_0c.dmf.ddb/ddb_nd1-tt_reva_vid3a_100c.dmf.ddb/ddb_nd1-tt_reva_vid3a_110c.dmf.ddb/ddb_nd1-tt_reva_vid3a_125c.dmf.ddb/ddb_nd1-tt_reva_vid3a_n40c.dmf.ddb/ddb_nd1-tt_revb_800mv_0c.dmf.ddb/ddb_nd1-tt_revb_800mv_100c.dmf.ddb/ddb_nd1-tt_revb_800mv_110c.dmf.ddb/ddb_nd1-tt_revb_800mv_125c.dmf.ddb/ddb_nd1-tt_revb_800mv_n40c.dmf.ddb/ddb_nd1-tt_revb_850mv_0c.dmf.ddb/ddb_nd1-tt_revb_850mv_100c.dmf.ddb/ddb_nd1-tt_revb_850mv_110c.dmf.ddb/ddb_nd1-tt_revb_850mv_125c.dmf.ddb/ddb_nd1-tt_revb_850mv_n40c.dmf.ddb/ddb_nd1-tt_revb_900mv_0c.dmf.ddb/ddb_nd1-tt_revb_900mv_100c.dmf.ddb/ddb_nd1-tt_revb_900mv_110c.dmf.ddb/ddb_nd1-tt_revb_900mv_125c.dmf.ddb/ddb_nd1-tt_revb_900mv_n40c.dmf.ddb/ddb_nd1-tt_revb_vid2_0c.dmf.ddb/ddb_nd1-tt_revb_vid2_100c.dmf.ddb/ddb_nd1-tt_revb_vid2_110c.dmf.ddb/ddb_nd1-tt_revb_vid2_125c.dmf.ddb/ddb_nd1-tt_revb_vid2_n40c.dmf.ddb/ddb_nd1-tt_revb_vid3a_0c.dmf.ddb/ddb_nd1-tt_revb_vid3a_100c.dmf.ddb/ddb_nd1-tt_revb_vid3a_110c.dmf.ddb/ddb_nd1-tt_revb_vid3a_125c.dmf.ddb/ddb_nd1-tt_revb_vid3a_n40c.dmf.ddb/ddb_nd1-tt_reves_800mv_0c.dmf.ddb/ddb_nd1-tt_reves_800mv_100c.dmf.ddb/ddb_nd1-tt_reves_800mv_110c.dmf.ddb/ddb_nd1-tt_reves_800mv_125c.dmf.ddb/ddb_nd1-tt_reves_800mv_n40c.dmf.ddb/ddb_nd1-tt_reves_850mv_0c.dmf.ddb/ddb_nd1-tt_reves_850mv_100c.dmf.ddb/ddb_nd1-tt_reves_850mv_110c.dmf.ddb/ddb_nd1-tt_reves_850mv_125c.dmf.ddb/ddb_nd1-tt_reves_850mv_n40c.dmf.ddb/ddb_nd1-tt_reves_900mv_0c.dmf.ddb/ddb_nd1-tt_reves_900mv_100c.dmf.ddb/ddb_nd1-tt_reves_900mv_110c.dmf.ddb/ddb_nd1-tt_reves_900mv_125c.dmf.ddb/ddb_nd1-tt_reves_900mv_n40c.dmf.ddb/ddb_nd1-tt_reves_vid2_0c.dmf.ddb/ddb_nd1-tt_reves_vid2_100c.dmf.ddb/ddb_nd1-tt_reves_vid2_110c.dmf.ddb/ddb_nd1-tt_reves_vid2_125c.dmf.ddb/ddb_nd1-tt_reves_vid2_n40c.dmf.ddb/ddb_nd1-tt_reves_vid3a_0c.dmf.ddb/ddb_nd1-tt_reves_vid3a_100c.dmf.ddb/ddb_nd1-tt_reves_vid3a_110c.dmf.ddb/ddb_nd1-tt_reves_vid3a_125c.dmf.ddb/ddb_nd1-tt_reves_vid3a_n40c.dmf.ddb/ddb_nd1-tt_revesa_800mv_0c.dmf.ddb/ddb_nd1-tt_revesa_800mv_100c.dmf.ddb/ddb_nd1-tt_revesa_800mv_110c.dmf.ddb/ddb_nd1-tt_revesa_800mv_125c.dmf.ddb/ddb_nd1-tt_revesa_800mv_n40c.dmf.ddb/ddb_nd1-tt_revesa_850mv_0c.dmf.ddb/ddb_nd1-tt_revesa_850mv_100c.dmf.ddb/ddb_nd1-tt_revesa_850mv_110c.dmf.ddb/ddb_nd1-tt_revesa_850mv_125c.dmf.ddb/ddb_nd1-tt_revesa_850mv_n40c.dmf.ddb/ddb_nd1-tt_revesa_900mv_0c.dmf.ddb/ddb_nd1-tt_revesa_900mv_100c.dmf.ddb/ddb_nd1-tt_revesa_900mv_110c.dmf.ddb/ddb_nd1-tt_revesa_900mv_125c.dmf.ddb/ddb_nd1-tt_revesa_900mv_n40c.dmf.ddb/ddb_nd1-tt_revesa_vid2_0c.dmf.ddb/ddb_nd1-tt_revesa_vid2_100c.dmf.ddb/ddb_nd1-tt_revesa_vid2_110c.dmf.ddb/ddb_nd1-tt_revesa_vid2_125c.dmf.ddb/ddb_nd1-tt_revesa_vid2_n40c.dmf.ddb/ddb_nd1-tt_revesa_vid3a_0c.dmf.ddb/ddb_nd1-tt_revesa_vid3a_100c.dmf.ddb/ddb_nd1-tt_revesa_vid3a_110c.dmf.ddb/ddb_nd1-tt_revesa_vid3a_125c.dmf.ddb/ddb_nd1-tt_revesa_vid3a_n40c.dmf.ddb/ddb_nd1-tt_revprod_800mv_0c.dmf.ddb/ddb_nd1-tt_revprod_800mv_100c.dmf.ddb/ddb_nd1-tt_revprod_800mv_110c.dmf.ddb/ddb_nd1-tt_revprod_800mv_125c.dmf.ddb/ddb_nd1-tt_revprod_800mv_n40c.dmf.ddb/ddb_nd1-tt_revprod_850mv_0c.dmf.ddb/ddb_nd1-tt_revprod_850mv_100c.dmf.ddb/ddb_nd1-tt_revprod_850mv_110c.dmf.ddb/ddb_nd1-tt_revprod_850mv_125c.dmf.ddb/ddb_nd1-tt_revprod_850mv_n40c.dmf.ddb/ddb_nd1-tt_revprod_900mv_0c.dmf.ddb/ddb_nd1-tt_revprod_900mv_100c.dmf.ddb/ddb_nd1-tt_revprod_900mv_110c.dmf.ddb/ddb_nd1-tt_revprod_900mv_125c.dmf.ddb/ddb_nd1-tt_revprod_900mv_n40c.dmf.ddb/ddb_nd1-tt_revprod_vid2_0c.dmf.ddb/ddb_nd1-tt_revprod_vid2_100c.dmf.ddb/ddb_nd1-tt_revprod_vid2_110c.dmf.ddb/ddb_nd1-tt_revprod_vid2_125c.dmf.ddb/ddb_nd1-tt_revprod_vid2_n40c.dmf.ddb/ddb_nd1-tt_revprod_vid3a_0c.dmf.ddb/ddb_nd1-tt_revprod_vid3a_100c.dmf.ddb/ddb_nd1-tt_revprod_vid3a_110c.dmf.ddb/ddb_nd1-tt_revprod_vid3a_125c.dmf.ddb/ddb_nd1-tt_revprod_vid3a_n40c.dmf.ddb/ddb_nd1-ttbin_reva_800mv_0c.dmf.ddb/ddb_nd1-ttbin_reva_800mv_100c.dmf.ddb/ddb_nd1-ttbin_reva_800mv_110c.dmf.ddb/ddb_nd1-ttbin_reva_800mv_125c.dmf.ddb/ddb_nd1-ttbin_reva_800mv_n40c.dmf.ddb/ddb_nd1-ttbin_reva_850mv_0c.dmf.ddb/ddb_nd1-ttbin_reva_850mv_100c.dmf.ddb/ddb_nd1-ttbin_reva_850mv_110c.dmf.ddb/ddb_nd1-ttbin_reva_850mv_125c.dmf.ddb/ddb_nd1-ttbin_reva_850mv_n40c.dmf.ddb/ddb_nd1-ttbin_reva_900mv_0c.dmf.ddb/ddb_nd1-ttbin_reva_900mv_100c.dmf.ddb/ddb_nd1-ttbin_reva_900mv_110c.dmf.ddb/ddb_nd1-ttbin_reva_900mv_125c.dmf.ddb/ddb_nd1-ttbin_reva_900mv_n40c.dmf.ddb/ddb_nd1-ttbin_reva_vid2_0c.dmf.ddb/ddb_nd1-ttbin_reva_vid2_100c.dmf.ddb/ddb_nd1-ttbin_reva_vid2_110c.dmf.ddb/ddb_nd1-ttbin_reva_vid2_125c.dmf.ddb/ddb_nd1-ttbin_reva_vid2_n40c.dmf.ddb/ddb_nd1-ttbin_reva_vid3a_0c.dmf.ddb/ddb_nd1-ttbin_reva_vid3a_100c.dmf.ddb/ddb_nd1-ttbin_reva_vid3a_110c.dmf.ddb/ddb_nd1-ttbin_reva_vid3a_125c.dmf.ddb/ddb_nd1-ttbin_reva_vid3a_n40c.dmf.ddb/ddb_nd1-ttbin_revb_800mv_0c.dmf.ddb/ddb_nd1-ttbin_revb_800mv_100c.dmf.ddb/ddb_nd1-ttbin_revb_800mv_110c.dmf.ddb/ddb_nd1-ttbin_revb_800mv_125c.dmf.ddb/ddb_nd1-ttbin_revb_800mv_n40c.dmf.ddb/ddb_nd1-ttbin_revb_850mv_0c.dmf.ddb/ddb_nd1-ttbin_revb_850mv_100c.dmf.ddb/ddb_nd1-ttbin_revb_850mv_110c.dmf.ddb/ddb_nd1-ttbin_revb_850mv_125c.dmf.ddb/ddb_nd1-ttbin_revb_850mv_n40c.dmf.ddb/ddb_nd1-ttbin_revb_900mv_0c.dmf.ddb/ddb_nd1-ttbin_revb_900mv_100c.dmf.ddb/ddb_nd1-ttbin_revb_900mv_110c.dmf.ddb/ddb_nd1-ttbin_revb_900mv_125c.dmf.ddb/ddb_nd1-ttbin_revb_900mv_n40c.dmf.ddb/ddb_nd1-ttbin_revb_vid2_0c.dmf.ddb/ddb_nd1-ttbin_revb_vid2_100c.dmf.ddb/ddb_nd1-ttbin_revb_vid2_110c.dmf.ddb/ddb_nd1-ttbin_revb_vid2_125c.dmf.ddb/ddb_nd1-ttbin_revb_vid2_n40c.dmf.ddb/ddb_nd1-ttbin_revb_vid3a_0c.dmf.ddb/ddb_nd1-ttbin_revb_vid3a_100c.dmf.ddb/ddb_nd1-ttbin_revb_vid3a_110c.dmf.ddb/ddb_nd1-ttbin_revb_vid3a_125c.dmf.ddb/ddb_nd1-ttbin_revb_vid3a_n40c.dmf.ddb/ddb_nd1-ttbin_reves_800mv_0c.dmf.ddb/ddb_nd1-ttbin_reves_800mv_100c.dmf.ddb/ddb_nd1-ttbin_reves_800mv_110c.dmf.ddb/ddb_nd1-ttbin_reves_800mv_125c.dmf.ddb/ddb_nd1-ttbin_reves_800mv_n40c.dmf.ddb/ddb_nd1-ttbin_reves_850mv_0c.dmf.ddb/ddb_nd1-ttbin_reves_850mv_100c.dmf.ddb/ddb_nd1-ttbin_reves_850mv_110c.dmf.ddb/ddb_nd1-ttbin_reves_850mv_125c.dmf.ddb/ddb_nd1-ttbin_reves_850mv_n40c.dmf.ddb/ddb_nd1-ttbin_reves_900mv_0c.dmf.ddb/ddb_nd1-ttbin_reves_900mv_100c.dmf.ddb/ddb_nd1-ttbin_reves_900mv_110c.dmf.ddb/ddb_nd1-ttbin_reves_900mv_125c.dmf.ddb/ddb_nd1-ttbin_reves_900mv_n40c.dmf.ddb/ddb_nd1-ttbin_reves_vid2_0c.dmf.ddb/ddb_nd1-ttbin_reves_vid2_100c.dmf.ddb/ddb_nd1-ttbin_reves_vid2_110c.dmf.ddb/ddb_nd1-ttbin_reves_vid2_125c.dmf.ddb/ddb_nd1-ttbin_reves_vid2_n40c.dmf.ddb/ddb_nd1-ttbin_reves_vid3a_0c.dmf.ddb/ddb_nd1-ttbin_reves_vid3a_100c.dmf.ddb/ddb_nd1-ttbin_reves_vid3a_110c.dmf.ddb/ddb_nd1-ttbin_reves_vid3a_125c.dmf.ddb/ddb_nd1-ttbin_reves_vid3a_n40c.dmf.ddb/ddb_nd1-ttbin_revesa_800mv_0c.dmf.ddb/ddb_nd1-ttbin_revesa_800mv_100c.dmf.ddb/ddb_nd1-ttbin_revesa_800mv_110c.dmf.ddb/ddb_nd1-ttbin_revesa_800mv_125c.dmf.ddb/ddb_nd1-ttbin_revesa_800mv_n40c.dmf.ddb/ddb_nd1-ttbin_revesa_850mv_0c.dmf.ddb/ddb_nd1-ttbin_revesa_850mv_100c.dmf.ddb/ddb_nd1-ttbin_revesa_850mv_110c.dmf.ddb/ddb_nd1-ttbin_revesa_850mv_125c.dmf.ddb/ddb_nd1-ttbin_revesa_850mv_n40c.dmf.ddb/ddb_nd1-ttbin_revesa_900mv_0c.dmf.ddb/ddb_nd1-ttbin_revesa_900mv_100c.dmf.ddb/ddb_nd1-ttbin_revesa_900mv_110c.dmf.ddb/ddb_nd1-ttbin_revesa_900mv_125c.dmf.ddb/ddb_nd1-ttbin_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ttbin_revesa_vid2_0c.dmf.ddb/ddb_nd1-ttbin_revesa_vid2_100c.dmf.ddb/ddb_nd1-ttbin_revesa_vid2_110c.dmf.ddb/ddb_nd1-ttbin_revesa_vid2_125c.dmf.ddb/ddb_nd1-ttbin_revesa_vid2_n40c.dmf.ddb/ddb_nd1-ttbin_revesa_vid3a_0c.dmf.ddb/ddb_nd1-ttbin_revesa_vid3a_100c.dmf.ddb/ddb_nd1-ttbin_revesa_vid3a_110c.dmf.ddb/ddb_nd1-ttbin_revesa_vid3a_125c.dmf.ddb/ddb_nd1-ttbin_revesa_vid3a_n40c.dmf.ddb/ddb_nd1-ttbin_revprod_800mv_0c.dmf.ddb/ddb_nd1-ttbin_revprod_800mv_100c.dmf.ddb/ddb_nd1-ttbin_revprod_800mv_110c.dmf.ddb/ddb_nd1-ttbin_revprod_800mv_125c.dmf.ddb/ddb_nd1-ttbin_revprod_800mv_n40c.dmf.ddb/ddb_nd1-ttbin_revprod_850mv_0c.dmf.ddb/ddb_nd1-ttbin_revprod_850mv_100c.dmf.ddb/ddb_nd1-ttbin_revprod_850mv_110c.dmf.ddb/ddb_nd1-ttbin_revprod_850mv_125c.dmf.ddb/ddb_nd1-ttbin_revprod_850mv_n40c.dmf.ddb/ddb_nd1-ttbin_revprod_900mv_0c.dmf.ddb/ddb_nd1-ttbin_revprod_900mv_100c.dmf.ddb/ddb_nd1-ttbin_revprod_900mv_110c.dmf.ddb/ddb_nd1-ttbin_revprod_900mv_125c.dmf.ddb/ddb_nd1-ttbin_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ttbin_revprod_vid2_0c.dmf.ddb/ddb_nd1-ttbin_revprod_vid2_100c.dmf.ddb/ddb_nd1-ttbin_revprod_vid2_110c.dmf.ddb/ddb_nd1-ttbin_revprod_vid2_125c.dmf.ddb/ddb_nd1-ttbin_revprod_vid2_n40c.dmf.ddb/ddb_nd1-ttbin_revprod_vid3a_0c.dmf.ddb/ddb_nd1-ttbin_revprod_vid3a_100c.dmf.ddb/ddb_nd1-ttbin_revprod_vid3a_110c.dmf.ddb/ddb_nd1-ttbin_revprod_vid3a_125c.dmf.ddb/ddb_nd1-ttbin_revprod_vid3a_n40c.dmf.ddb/ddb_nd1-ttscaled_reva_800mv_0c.dmf.ddb/ddb_nd1-ttscaled_reva_800mv_100c.dmf.ddb/ddb_nd1-ttscaled_reva_800mv_110c.dmf.ddb/ddb_nd1-ttscaled_reva_800mv_125c.dmf.ddb/ddb_nd1-ttscaled_reva_800mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reva_850mv_0c.dmf.ddb/ddb_nd1-ttscaled_reva_850mv_100c.dmf.ddb/ddb_nd1-ttscaled_reva_850mv_110c.dmf.ddb/ddb_nd1-ttscaled_reva_850mv_125c.dmf.ddb/ddb_nd1-ttscaled_reva_850mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reva_900mv_0c.dmf.ddb/ddb_nd1-ttscaled_reva_900mv_100c.dmf.ddb/ddb_nd1-ttscaled_reva_900mv_110c.dmf.ddb/ddb_nd1-ttscaled_reva_900mv_125c.dmf.ddb/ddb_nd1-ttscaled_reva_900mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reva_vid2_0c.dmf.ddb/ddb_nd1-ttscaled_reva_vid2_100c.dmf.ddb/ddb_nd1-ttscaled_reva_vid2_110c.dmf.ddb/ddb_nd1-ttscaled_reva_vid2_125c.dmf.ddb/ddb_nd1-ttscaled_reva_vid2_n40c.dmf.ddb/ddb_nd1-ttscaled_reva_vid3a_0c.dmf.ddb/ddb_nd1-ttscaled_reva_vid3a_100c.dmf.ddb/ddb_nd1-ttscaled_reva_vid3a_110c.dmf.ddb/ddb_nd1-ttscaled_reva_vid3a_125c.dmf.ddb/ddb_nd1-ttscaled_reva_vid3a_n40c.dmf.ddb/ddb_nd1-ttscaled_revb_800mv_0c.dmf.ddb/ddb_nd1-ttscaled_revb_800mv_100c.dmf.ddb/ddb_nd1-ttscaled_revb_800mv_110c.dmf.ddb/ddb_nd1-ttscaled_revb_800mv_125c.dmf.ddb/ddb_nd1-ttscaled_revb_800mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revb_850mv_0c.dmf.ddb/ddb_nd1-ttscaled_revb_850mv_100c.dmf.ddb/ddb_nd1-ttscaled_revb_850mv_110c.dmf.ddb/ddb_nd1-ttscaled_revb_850mv_125c.dmf.ddb/ddb_nd1-ttscaled_revb_850mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revb_900mv_0c.dmf.ddb/ddb_nd1-ttscaled_revb_900mv_100c.dmf.ddb/ddb_nd1-ttscaled_revb_900mv_110c.dmf.ddb/ddb_nd1-ttscaled_revb_900mv_125c.dmf.ddb/ddb_nd1-ttscaled_revb_900mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revb_vid2_0c.dmf.ddb/ddb_nd1-ttscaled_revb_vid2_100c.dmf.ddb/ddb_nd1-ttscaled_revb_vid2_110c.dmf.ddb/ddb_nd1-ttscaled_revb_vid2_125c.dmf.ddb/ddb_nd1-ttscaled_revb_vid2_n40c.dmf.ddb/ddb_nd1-ttscaled_revb_vid3a_0c.dmf.ddb/ddb_nd1-ttscaled_revb_vid3a_100c.dmf.ddb/ddb_nd1-ttscaled_revb_vid3a_110c.dmf.ddb/ddb_nd1-ttscaled_revb_vid3a_125c.dmf.ddb/ddb_nd1-ttscaled_revb_vid3a_n40c.dmf.ddb/ddb_nd1-ttscaled_reves_800mv_0c.dmf.ddb/ddb_nd1-ttscaled_reves_800mv_100c.dmf.ddb/ddb_nd1-ttscaled_reves_800mv_110c.dmf.ddb/ddb_nd1-ttscaled_reves_800mv_125c.dmf.ddb/ddb_nd1-ttscaled_reves_800mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reves_850mv_0c.dmf.ddb/ddb_nd1-ttscaled_reves_850mv_100c.dmf.ddb/ddb_nd1-ttscaled_reves_850mv_110c.dmf.ddb/ddb_nd1-ttscaled_reves_850mv_125c.dmf.ddb/ddb_nd1-ttscaled_reves_850mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reves_900mv_0c.dmf.ddb/ddb_nd1-ttscaled_reves_900mv_100c.dmf.ddb/ddb_nd1-ttscaled_reves_900mv_110c.dmf.ddb/ddb_nd1-ttscaled_reves_900mv_125c.dmf.ddb/ddb_nd1-ttscaled_reves_900mv_n40c.dmf.ddb/ddb_nd1-ttscaled_reves_vid2_0c.dmf.ddb/ddb_nd1-ttscaled_reves_vid2_100c.dmf.ddb/ddb_nd1-ttscaled_reves_vid2_110c.dmf.ddb/ddb_nd1-ttscaled_reves_vid2_125c.dmf.ddb/ddb_nd1-ttscaled_reves_vid2_n40c.dmf.ddb/ddb_nd1-ttscaled_reves_vid3a_0c.dmf.ddb/ddb_nd1-ttscaled_reves_vid3a_100c.dmf.ddb/ddb_nd1-ttscaled_reves_vid3a_110c.dmf.ddb/ddb_nd1-ttscaled_reves_vid3a_125c.dmf.ddb/ddb_nd1-ttscaled_reves_vid3a_n40c.dmf.ddb/ddb_nd1-ttscaled_revesa_800mv_0c.dmf.ddb/ddb_nd1-ttscaled_revesa_800mv_100c.dmf.ddb/ddb_nd1-ttscaled_revesa_800mv_110c.dmf.ddb/ddb_nd1-ttscaled_revesa_800mv_125c.dmf.ddb/ddb_nd1-ttscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revesa_850mv_0c.dmf.ddb/ddb_nd1-ttscaled_revesa_850mv_100c.dmf.ddb/ddb_nd1-ttscaled_revesa_850mv_110c.dmf.ddb/ddb_nd1-ttscaled_revesa_850mv_125c.dmf.ddb/ddb_nd1-ttscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revesa_900mv_0c.dmf.ddb/ddb_nd1-ttscaled_revesa_900mv_100c.dmf.ddb/ddb_nd1-ttscaled_revesa_900mv_110c.dmf.ddb/ddb_nd1-ttscaled_revesa_900mv_125c.dmf.ddb/ddb_nd1-ttscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid2_0c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid2_100c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid2_110c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid2_125c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid2_n40c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid3a_0c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid3a_100c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid3a_110c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid3a_125c.dmf.ddb/ddb_nd1-ttscaled_revesa_vid3a_n40c.dmf.ddb/ddb_nd1-ttscaled_revprod_800mv_0c.dmf.ddb/ddb_nd1-ttscaled_revprod_800mv_100c.dmf.ddb/ddb_nd1-ttscaled_revprod_800mv_110c.dmf.ddb/ddb_nd1-ttscaled_revprod_800mv_125c.dmf.ddb/ddb_nd1-ttscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revprod_850mv_0c.dmf.ddb/ddb_nd1-ttscaled_revprod_850mv_100c.dmf.ddb/ddb_nd1-ttscaled_revprod_850mv_110c.dmf.ddb/ddb_nd1-ttscaled_revprod_850mv_125c.dmf.ddb/ddb_nd1-ttscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revprod_900mv_0c.dmf.ddb/ddb_nd1-ttscaled_revprod_900mv_100c.dmf.ddb/ddb_nd1-ttscaled_revprod_900mv_110c.dmf.ddb/ddb_nd1-ttscaled_revprod_900mv_125c.dmf.ddb/ddb_nd1-ttscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid2_0c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid2_100c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid2_110c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid2_125c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid2_n40c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid3a_0c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid3a_100c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid3a_110c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid3a_125c.dmf.ddb/ddb_nd1-ttscaled_revprod_vid3a_n40c.dmf.ddb/ddb_nd1.translate.pb/ddb_nd1_ares.ddb/ddb_nd1_asmm.ddb/ddb_nd1_bcm_asm_data.ddb/ddb_nd1_bcm_device.ddb/ddb_nd1_bcm_floorplan.ddb/ddb_nd1_bcm_powerdown.ddb/ddb_nd1_clock_util.bdb/ddb_nd1_constra.ddb/ddb_nd1_constra_ttk.ddb/ddb_nd1_crosstalk_uisf_crosstalk.ddb/ddb_nd1_die_comb.ddb/ddb_nd1_dspf_route_info_manager_default.ddb/ddb_nd1_dspf_route_info_manager_nadder_clkredct.ddb/ddb_nd1_dspf_route_info_manager_nadder_clocks.ddb/ddb_nd1_dspf_route_info_manager_nadder_crete.ddb/ddb_nd1_dspf_route_info_manager_nadder_lab_dsp_carry_chain.ddb/ddb_nd1_dspf_route_info_manager_nadder_red_tax.ddb/ddb_nd1_dspf_route_info_manager_nadder_redundancy.ddb/ddb_nd1_dspf_route_info_manager_nadder_redundancy_print.ddb/ddb_nd1_dspf_route_info_manager_nadder_ufict.ddb/ddb_nd1_dspf_routing_models_common.mdb/ddb_nd1_dspf_routing_models_prcf.mdb/ddb_nd1_dspf_routing_models_prcs.mdb/ddb_nd1_dspf_routing_models_tttt.mdb/ddb_nd1_ehip_gui_pad_info.json/ddb_nd1_gid_database.ddb/ddb_nd1_gui_pad_info.json/ddb_nd1_h_gx_ehip_gui_pad_info.json/ddb_nd1_h_gx_gui_pad_info.json/ddb_nd1_h_gx_hdr.ddb/ddb_nd1_h_gx_pad.ddb/ddb_nd1_h_gxfbga1152_pkg.ddb/ddb_nd1_h_pad.ddb/ddb_nd1_h_sx_hdr.ddb/ddb_nd1_h_sx_pad.ddb/ddb_nd1_h_sxfbga1152_pkg.ddb/ddb_nd1_hdr.ddb/ddb_nd1_info_counts.ddb/ddb_nd1_pad.ddb/ddb_nd1_place.ddb/ddb_nd1_routing.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ff_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ff_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ff_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ff_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ff_hold_125_bin2s_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ff_hold_m40_bin2s_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ff_m40.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ff_spd_0_bin1_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ff_spd_100_bin1_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ff_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ff_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_0_bin1_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin1_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd1_timing_routing_delays_physrep_delays_red_tax.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ss_m40.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ss_spd_0_bin2v_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ss_spd_0_bin3v_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ss_spd_100_bin2v_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_ss_spd_100_bin3v_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tblp.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_0_bin1_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_100_bin1_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_100_bin2s_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_100_bin3ll_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_m40_bin2s_unscaled.ddb/ddb_nd1_timing_routing_delays_physrep_delays_tt_spd_m40_bin3ll_unscaled.ddb/ddb_nd1fbga1152_pkg.ddb/ddb_prsec_ctn.ddb/ddb_u2b2_generic_hipi_util_sql.db/ddb_u2b2_generic_lab_utils_sql.db/msf_meta.pb/nd1_fbga_1152__uidb.json/nd1_h_gx_fbga_1152__uidb.json/nd1_h_sx_fbga_1152__uidb.json/pmsf_meta.pb/smh_meta.pb/sof_meta.pb

filetypes:
  dfffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filetypes: fffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_dp/src/aldec/bitec_dp/common

filenames:
[cell repeats an earlier one in this file: 511 characters]


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e100s10/100g/mentor/rtl/eth

filenames:
[cell repeats an earlier one in this file: 155 characters]


filenames: alt_e40_lut6.v/alt_e40_mlab.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40c3/hslx/s10/synopsys


filenames: source
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_cdr_pll_vi/mentor


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_bch/cadence/bch_dec/src/bchp_mb

filenames:
[cell repeats an earlier one in this file: 102 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_cic_ii/aldec/src


filenames: alt_e40_avalon_top_sv_kr4.qpf/alt_e40_avalon_top_sv_kr4.qsf/alt_e40_avalon_top_sv_kr4.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/example/alt_e40_avalon_top_sv_kr4


filetypes: fffffffddddf
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/avgz/presets

filenames:
[cell repeats an earlier one in this file: 180 characters]


filenames: altera_avalon_uart_regs.h
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sopc_builder_ip/altera_avalon_uart/inc


filetypes: fffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/dec/altera_ldpc_nasa_msa/mentor

filenames:
[cell repeats an earlier one in this file: 169 characters]


filenames: mge_rcfg_inc.tcl/mge_rcfg_reg_map.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/hwtesting/system_console/rcfg


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_highspeed_rs/src/enc/cadence

filenames:
[cell repeats an earlier one in this file: 134 characters]


filenames: alt_e40_jtag_avmm.v/alt_e40_reset_controller.v
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40/40g/aldec/rtl/top


filenames: pll_a10.qsys
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE/rtl/pll_mpll


filenames: alt_40gbe_tb.v/kr4_sv/run_aldec.do/run_ncsim.sh/run_vcs.sh/run_vsim.do
filetypes: fdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/40gbe/example_testbenches


filenames: alt_vip_clipper_scheduler.ocp/alt_vip_clipper_scheduler.sv
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/src_hdl


filenames: MGLS_VER/bin/etc/lib
filetypes: fddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/mentor_vip_ae/common/linux/mgls


filenames: chaining_dma
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/mentor/example_design/vhdl


filenames: altera_xcvr_native_avgz_wizard.lst/pkgIndex.tcl/presets/tcl
filetypes: ffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_xcvr/altera_xcvr_native_phy/avgz


filenames: tb_run.sh/xcelium_wave.tcl
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2/simulation/ed_sim/xcelium


filenames: altpciexpav_lite_app.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_av_hip_avmm/aldec/avalon_lite


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/quartus/common/devinfo/14nm/nd4h
filenames:
  bcm2bits_db/db_nd4h_b_e_mx_esfbga2912c_parasitic.db/db_nd4h_b_e_mx_v_esfbga2912c_parasitic.db/db_nd4h_b_e_mx_vfbga2912c_parasitic.db/db_nd4h_b_e_mxfbga2912c_parasitic.db/db_nd4h_b_h_mx_esfbga2597a_parasitic.db/db_nd4h_b_h_mx_esfbga2597b_parasitic.db/db_nd4h_b_h_mx_v_esfbga2597a_parasitic.db/db_nd4h_b_h_mx_vfbga2597a_parasitic.db/db_nd4h_b_h_mx_vfbga2597b_parasitic.db/db_nd4h_b_h_mxfbga2597a_parasitic.db/db_nd4h_b_h_mxfbga2597b_parasitic.db/db_nd4h_bpm_15_esfbga2254_parasitic.db/db_nd4h_bpm_20_esfbga2217_parasitic.db/db_nd4h_bpm_esfbga2254_parasitic.db/db_nd4h_bpmfbga2217_parasitic.db/db_nd4h_c_h_mx_esfbga2597c_parasitic.db/db_nd4h_c_h_mx_v_esfbga2597c_parasitic.db/db_nd4h_c_h_mx_vfbga2597c_parasitic.db/db_nd4h_c_h_mxfbga2597c_parasitic.db/db_nd4h_e_gt_esfbga2397c_parasitic.db/db_nd4h_e_gt_vfbga2112b_parasitic.db/db_nd4h_e_gt_vfbga2397c_parasitic.db/db_nd4h_e_gtfbga2112b_parasitic.db/db_nd4h_e_gtfbga2397c_parasitic.db/db_nd4h_h_gx_eccnfbga1760_parasitic.db/db_nd4h_h_gx_v_eccnfbga1760_parasitic.db/db_nd4h_h_gx_vfbga1760_parasitic.db/db_nd4h_h_gx_vfbga2397b_parasitic.db/db_nd4h_h_gxfbga1760_parasitic.db/db_nd4h_h_gxfbga2397b_parasitic.db/db_nd4h_k_e_mx_esfbga2912c_parasitic.db/db_nd4h_k_e_mxfbga2912c_parasitic.db/db_nd4h_k_h_mx_esfbga2597a_parasitic.db/db_nd4h_k_h_mx_esfbga2597b_parasitic.db/db_nd4h_k_h_mx_i1fbga2597a_parasitic.db/db_nd4h_k_h_mx_i1fbga2597b_parasitic.db/db_nd4h_k_h_mx_v_esfbga2597a_parasitic.db/db_nd4h_k_h_mx_vfbga2597a_parasitic.db/db_nd4h_k_h_mxfbga2597a_parasitic.db/db_nd4h_k_h_mxfbga2597b_parasitic.db/db_nd4h_l_h_mx_esfbga2597c_parasitic.db/db_nd4h_l_h_mx_v_esfbga2597c_parasitic.db/db_nd4h_l_h_mx_vfbga2597c_parasitic.db/db_nd4h_l_h_mxfbga2597c_parasitic.db/db_nd4h_p_dxfbga2597d_parasitic.db/db_nd4hfbga2397v_parasitic.db/db_nd4hfbga2597a_parasitic.db/db_nd4hfbga2597b_parasitic.db/db_nd4hfbga2597c_parasitic.db/ddb_nd4h-1_reva_900mv_0c.dmf.ddb/ddb_nd4h-1_reva_900mv_0c_fdi.ddb/ddb_nd4h-1_reva_900mv_100c.dmf.ddb/ddb_nd4h-1_reva_900mv_100c_dem.ddb/ddb_nd4h-1_reva_900mv_100c_fdi.ddb/ddb_nd4h-1_reva_900mv_110c.dmf.ddb/ddb_nd4h-1_reva_900mv_125c.dmf.ddb/ddb_nd4h-1_reva_900mv_n40c.dmf.ddb/ddb_nd4h-1_reva_vid1_0c.dmf.ddb/ddb_nd4h-1_reva_vid1_0c_fdi.ddb/ddb_nd4h-1_reva_vid1_100c.dmf.ddb/ddb_nd4h-1_reva_vid1_100c_fdi.ddb/ddb_nd4h-1_reva_vid1_110c.dmf.ddb/ddb_nd4h-1_reva_vid1_125c.dmf.ddb/ddb_nd4h-1_reva_vid1_n40c.dmf.ddb/ddb_nd4h-1_revb_900mv_0c.dmf.ddb/ddb_nd4h-1_revb_900mv_100c.dmf.ddb/ddb_nd4h-1_revb_900mv_110c.dmf.ddb/ddb_nd4h-1_revb_900mv_125c.dmf.ddb/ddb_nd4h-1_revb_900mv_n40c.dmf.ddb/ddb_nd4h-1_revb_vid1_0c.dmf.ddb/ddb_nd4h-1_revb_vid1_100c.dmf.ddb/ddb_nd4h-1_revb_vid1_110c.dmf.ddb/ddb_nd4h-1_revb_vid1_125c.dmf.ddb/ddb_nd4h-1_revb_vid1_n40c.dmf.ddb/ddb_nd4h-1_reves_900mv_0c.dmf.ddb/ddb_nd4h-1_reves_900mv_100c.dmf.ddb/ddb_nd4h-1_reves_900mv_110c.dmf.ddb/ddb_nd4h-1_reves_900mv_125c.dmf.ddb/ddb_nd4h-1_reves_900mv_n40c.dmf.ddb/ddb_nd4h-1_reves_vid1_0c.dmf.ddb/ddb_nd4h-1_reves_vid1_100c.dmf.ddb/ddb_nd4h-1_reves_vid1_110c.dmf.ddb/ddb_nd4h-1_reves_vid1_125c.dmf.ddb/ddb_nd4h-1_reves_vid1_n40c.dmf.ddb/ddb_nd4h-1_revesa_900mv_0c.dmf.ddb/ddb_nd4h-1_revesa_900mv_0c_fdi.ddb/ddb_nd4h-1_revesa_900mv_100c.dmf.ddb/ddb_nd4h-1_revesa_900mv_100c_dem.ddb/ddb_nd4h-1_revesa_900mv_100c_fdi.ddb/ddb_nd4h-1_revesa_900mv_110c.dmf.ddb/ddb_nd4h-1_revesa_900mv_125c.dmf.ddb/ddb_nd4h-1_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-1_revesa_vid1_0c.dmf.ddb/ddb_nd4h-1_revesa_vid1_0c_fdi.ddb/ddb_nd4h-1_revesa_vid1_100c.dmf.ddb/ddb_nd4h-1_revesa_vid1_100c_fdi.ddb/ddb_nd4h-1_revesa_vid1_110c.dmf.ddb/ddb_nd4h-1_revesa_vid1_125c.dmf.ddb/ddb_nd4h-1_revesa_vid1_n40c.dmf.ddb/ddb_nd4h-1_revprod_900mv_0c.dmf.ddb/ddb_nd4h-1_revprod_900mv_0c_fdi.ddb/ddb_nd4h-1_revprod_900mv_100c.dmf.ddb/ddb_nd4h-1_revprod_900mv_100c_dem.ddb/ddb_nd4h-1_revprod_900mv_100c_fdi.ddb/ddb_nd4h-1_revprod_900mv_110c.dmf.ddb/ddb_nd4h-1_revprod_900mv_110c_dem.ddb/ddb_nd4h-1_revprod_900mv_110c_fdi.ddb/ddb_nd4h-1_revprod_900mv_125c.dmf.ddb/ddb_nd4h-1_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-1_revprod_900mv_n40c_fdi.ddb/ddb_nd4h-1_revprod_vid1_0c.dmf.ddb/ddb_nd4h-1_revprod_vid1_0c_fdi.ddb/ddb_nd4h-1_revprod_vid1_100c.dmf.ddb/ddb_nd4h-1_revprod_vid1_100c_fdi.ddb/ddb_nd4h-1_revprod_vid1_110c.dmf.ddb/ddb_nd4h-1_revprod_vid1_110c_fdi.ddb/ddb_nd4h-1_revprod_vid1_125c.dmf.ddb/ddb_nd4h-1_revprod_vid1_n40c.dmf.ddb/ddb_nd4h-1_revprod_vid1_n40c_fdi.ddb/ddb_nd4h-2_reva_850mv_0c.dmf.ddb/ddb_nd4h-2_reva_850mv_100c.dmf.ddb/ddb_nd4h-2_reva_850mv_110c.dmf.ddb/ddb_nd4h-2_reva_850mv_125c.dmf.ddb/ddb_nd4h-2_reva_850mv_n40c.dmf.ddb/ddb_nd4h-2_reva_900mv_0c.dmf.ddb/ddb_nd4h-2_reva_900mv_0c_fdi.ddb/ddb_nd4h-2_reva_900mv_100c.dmf.ddb/ddb_nd4h-2_reva_900mv_100c_dem.ddb/ddb_nd4h-2_reva_900mv_100c_fdi.ddb/ddb_nd4h-2_reva_900mv_110c.dmf.ddb/ddb_nd4h-2_reva_900mv_125c.dmf.ddb/ddb_nd4h-2_reva_900mv_n40c.dmf.ddb/ddb_nd4h-2_reva_900mv_n40c_fdi.ddb/ddb_nd4h-2_reva_vid2_0c.dmf.ddb/ddb_nd4h-2_reva_vid2_100c.dmf.ddb/ddb_nd4h-2_reva_vid2_110c.dmf.ddb/ddb_nd4h-2_reva_vid2_125c.dmf.ddb/ddb_nd4h-2_reva_vid2_n40c.dmf.ddb/ddb_nd4h-2_revb_850mv_0c.dmf.ddb/ddb_nd4h-2_revb_850mv_100c.dmf.ddb/ddb_nd4h-2_revb_850mv_110c.dmf.ddb/ddb_nd4h-2_revb_850mv_125c.dmf.ddb/ddb_nd4h-2_revb_850mv_n40c.dmf.ddb/ddb_nd4h-2_revb_900mv_0c.dmf.ddb/ddb_nd4h-2_revb_900mv_100c.dmf.ddb/ddb_nd4h-2_revb_900mv_110c.dmf.ddb/ddb_nd4h-2_revb_900mv_125c.dmf.ddb/ddb_nd4h-2_revb_900mv_n40c.dmf.ddb/ddb_nd4h-2_revb_vid2_0c.dmf.ddb/ddb_nd4h-2_revb_vid2_100c.dmf.ddb/ddb_nd4h-2_revb_vid2_110c.dmf.ddb/ddb_nd4h-2_revb_vid2_125c.dmf.ddb/ddb_nd4h-2_revb_vid2_n40c.dmf.ddb/ddb_nd4h-2_reves_850mv_0c.dmf.ddb/ddb_nd4h-2_reves_850mv_100c.dmf.ddb/ddb_nd4h-2_reves_850mv_110c.dmf.ddb/ddb_nd4h-2_reves_850mv_125c.dmf.ddb/ddb_nd4h-2_reves_850mv_n40c.dmf.ddb/ddb_nd4h-2_reves_900mv_0c.dmf.ddb/ddb_nd4h-2_reves_900mv_100c.dmf.ddb/ddb_nd4h-2_reves_900mv_110c.dmf.ddb/ddb_nd4h-2_reves_900mv_125c.dmf.ddb/ddb_nd4h-2_reves_900mv_n40c.dmf.ddb/ddb_nd4h-2_reves_vid2_0c.dmf.ddb/ddb_nd4h-2_reves_vid2_100c.dmf.ddb/ddb_nd4h-2_reves_vid2_110c.dmf.ddb/ddb_nd4h-2_reves_vid2_125c.dmf.ddb/ddb_nd4h-2_reves_vid2_n40c.dmf.ddb/ddb_nd4h-2_revesa_850mv_0c.dmf.ddb/ddb_nd4h-2_revesa_850mv_0c_fdi.ddb/ddb_nd4h-2_revesa_850mv_100c.dmf.ddb/ddb_nd4h-2_revesa_850mv_100c_dem.ddb/ddb_nd4h-2_revesa_850mv_100c_fdi.ddb/ddb_nd4h-2_revesa_850mv_110c.dmf.ddb/ddb_nd4h-2_revesa_850mv_110c_dem.ddb/ddb_nd4h-2_revesa_850mv_110c_fdi.ddb/ddb_nd4h-2_revesa_850mv_125c.dmf.ddb/ddb_nd4h-2_revesa_850mv_n40c.dmf.ddb/ddb_nd4h-2_revesa_900mv_0c.dmf.ddb/ddb_nd4h-2_revesa_900mv_0c_fdi.ddb/ddb_nd4h-2_revesa_900mv_100c.dmf.ddb/ddb_nd4h-2_revesa_900mv_100c_dem.ddb/ddb_nd4h-2_revesa_900mv_100c_fdi.ddb/ddb_nd4h-2_revesa_900mv_110c.dmf.ddb/ddb_nd4h-2_revesa_900mv_110c_dem.ddb/ddb_nd4h-2_revesa_900mv_110c_fdi.ddb/ddb_nd4h-2_revesa_900mv_125c.dmf.ddb/ddb_nd4h-2_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-2_revesa_vid2_0c.dmf.ddb/ddb_nd4h-2_revesa_vid2_0c_fdi.ddb/ddb_nd4h-2_revesa_vid2_100c.dmf.ddb/ddb_nd4h-2_revesa_vid2_100c_fdi.ddb/ddb_nd4h-2_revesa_vid2_110c.dmf.ddb/ddb_nd4h-2_revesa_vid2_110c_fdi.ddb/ddb_nd4h-2_revesa_vid2_125c.dmf.ddb/ddb_nd4h-2_revesa_vid2_n40c.dmf.ddb/ddb_nd4h-2_revprod_850mv_0c.dmf.ddb/ddb_nd4h-2_revprod_850mv_0c_fdi.ddb/ddb_nd4h-2_revprod_850mv_100c.dmf.ddb/ddb_nd4h-2_revprod_850mv_100c_dem.ddb/ddb_nd4h-2_revprod_850mv_100c_fdi.ddb/ddb_nd4h-2_revprod_850mv_110c.dmf.ddb/ddb_nd4h-2_revprod_850mv_110c_dem.ddb/ddb_nd4h-2_revprod_850mv_110c_fdi.ddb/ddb_nd4h-2_revprod_850mv_125c.dmf.ddb/ddb_nd4h-2_revprod_850mv_n40c.dmf.ddb/ddb_nd4h-2_revprod_850mv_n40c_fdi.ddb/ddb_nd4h-2_revprod_900mv_0c.dmf.ddb/ddb_nd4h-2_revprod_900mv_0c_fdi.ddb/ddb_nd4h-2_revprod_900mv_100c.dmf.ddb/ddb_nd4h-2_revprod_900mv_100c_dem.ddb/ddb_nd4h-2_revprod_900mv_100c_fdi.ddb/ddb_nd4h-2_revprod_900mv_110c.dmf.ddb/ddb_nd4h-2_revprod_900mv_110c_dem.ddb/ddb_nd4h-2_revprod_900mv_110c_fdi.ddb/ddb_nd4h-2_revprod_900mv_125c.dmf.ddb/ddb_nd4h-2_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-2_revprod_900mv_n40c_fdi.ddb/ddb_nd4h-2_revprod_vid2_0c.dmf.ddb/ddb_nd4h-2_revprod_vid2_0c_fdi.ddb/ddb_nd4h-2_revprod_vid2_100c.dmf.ddb/ddb_nd4h-2_revprod_vid2_100c_fdi.ddb/ddb_nd4h-2_revprod_vid2_110c.dmf.ddb/ddb_nd4h-2_revprod_vid2_110c_fdi.ddb/ddb_nd4h-2_revprod_vid2_125c.dmf.ddb/ddb_nd4h-2_revprod_vid2_n40c.dmf.ddb/ddb_nd4h-2_revprod_vid2_n40c_fdi.ddb/ddb_nd4h-3_reva_850mv_0c.dmf.ddb/ddb_nd4h-3_reva_850mv_100c.dmf.ddb/ddb_nd4h-3_reva_850mv_110c.dmf.ddb/ddb_nd4h-3_reva_850mv_125c.dmf.ddb/ddb_nd4h-3_reva_850mv_n40c.dmf.ddb/ddb_nd4h-3_reva_900mv_0c.dmf.ddb/ddb_nd4h-3_reva_900mv_100c.dmf.ddb/ddb_nd4h-3_reva_900mv_110c.dmf.ddb/ddb_nd4h-3_reva_900mv_125c.dmf.ddb/ddb_nd4h-3_reva_900mv_n40c.dmf.ddb/ddb_nd4h-3_reva_vid3a_0c.dmf.ddb/ddb_nd4h-3_reva_vid3a_100c.dmf.ddb/ddb_nd4h-3_reva_vid3a_110c.dmf.ddb/ddb_nd4h-3_reva_vid3a_125c.dmf.ddb/ddb_nd4h-3_reva_vid3a_n40c.dmf.ddb/ddb_nd4h-3_revb_850mv_0c.dmf.ddb/ddb_nd4h-3_revb_850mv_100c.dmf.ddb/ddb_nd4h-3_revb_850mv_110c.dmf.ddb/ddb_nd4h-3_revb_850mv_125c.dmf.ddb/ddb_nd4h-3_revb_850mv_n40c.dmf.ddb/ddb_nd4h-3_revb_900mv_0c.dmf.ddb/ddb_nd4h-3_revb_900mv_100c.dmf.ddb/ddb_nd4h-3_revb_900mv_110c.dmf.ddb/ddb_nd4h-3_revb_900mv_125c.dmf.ddb/ddb_nd4h-3_revb_900mv_n40c.dmf.ddb/ddb_nd4h-3_revb_vid3a_0c.dmf.ddb/ddb_nd4h-3_revb_vid3a_100c.dmf.ddb/ddb_nd4h-3_revb_vid3a_110c.dmf.ddb/ddb_nd4h-3_revb_vid3a_125c.dmf.ddb/ddb_nd4h-3_revb_vid3a_n40c.dmf.ddb/ddb_nd4h-3_reves_850mv_0c.dmf.ddb/ddb_nd4h-3_reves_850mv_100c.dmf.ddb/ddb_nd4h-3_reves_850mv_110c.dmf.ddb/ddb_nd4h-3_reves_850mv_125c.dmf.ddb/ddb_nd4h-3_reves_850mv_n40c.dmf.ddb/ddb_nd4h-3_reves_900mv_0c.dmf.ddb/ddb_nd4h-3_reves_900mv_100c.dmf.ddb/ddb_nd4h-3_reves_900mv_110c.dmf.ddb/ddb_nd4h-3_reves_900mv_125c.dmf.ddb/ddb_nd4h-3_reves_900mv_n40c.dmf.ddb/ddb_nd4h-3_reves_vid3a_0c.dmf.ddb/ddb_nd4h-3_reves_vid3a_100c.dmf.ddb/ddb_nd4h-3_reves_vid3a_110c.dmf.ddb/ddb_nd4h-3_reves_vid3a_125c.dmf.ddb/ddb_nd4h-3_reves_vid3a_n40c.dmf.ddb/ddb_nd4h-3_revesa_850mv_0c.dmf.ddb/ddb_nd4h-3_revesa_850mv_100c.dmf.ddb/ddb_nd4h-3_revesa_850mv_110c.dmf.ddb/ddb_nd4h-3_revesa_850mv_125c.dmf.ddb/ddb_nd4h-3_revesa_850mv_n40c.dmf.ddb/ddb_nd4h-3_revesa_900mv_0c.dmf.ddb/ddb_nd4h-3_revesa_900mv_0c_fdi.ddb/ddb_nd4h-3_revesa_900mv_100c.dmf.ddb/ddb_nd4h-3_revesa_900mv_100c_dem.ddb/ddb_nd4h-3_revesa_900mv_100c_fdi.ddb/ddb_nd4h-3_revesa_900mv_110c.dmf.ddb/ddb_nd4h-3_revesa_900mv_125c.dmf.ddb/ddb_nd4h-3_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-3_revesa_vid3a_0c.dmf.ddb/ddb_nd4h-3_revesa_vid3a_0c_fdi.ddb/ddb_nd4h-3_revesa_vid3a_100c.dmf.ddb/ddb_nd4h-3_revesa_vid3a_100c_fdi.ddb/ddb_nd4h-3_revesa_vid3a_110c.dmf.ddb/ddb_nd4h-3_revesa_vid3a_125c.dmf.ddb/ddb_nd4h-3_revesa_vid3a_n40c.dmf.ddb/ddb_nd4h-3_revprod_850mv_0c.dmf.ddb/ddb_nd4h-3_revprod_850mv_0c_fdi.ddb/ddb_nd4h-3_revprod_850mv_100c.dmf.ddb/ddb_nd4h-3_revprod_850mv_100c_dem.ddb/ddb_nd4h-3_revprod_850mv_100c_fdi.ddb/ddb_nd4h-3_revprod_850mv_110c.dmf.ddb/ddb_nd4h-3_revprod_850mv_110c_dem.ddb/ddb_nd4h-3_revprod_850mv_110c_fdi.ddb/ddb_nd4h-3_revprod_850mv_125c.dmf.ddb/ddb_nd4h-3_revprod_850mv_n40c.dmf.ddb/ddb_nd4h-3_revprod_850mv_n40c_fdi.ddb/ddb_nd4h-3_revprod_900mv_0c.dmf.ddb/ddb_nd4h-3_revprod_900mv_0c_fdi.ddb/ddb_nd4h-3_revprod_900mv_100c.dmf.ddb/ddb_nd4h-3_revprod_900mv_100c_dem.ddb/ddb_nd4h-3_revprod_900mv_100c_fdi.ddb/ddb_nd4h-3_revprod_900mv_110c.dmf.ddb/ddb_nd4h-3_revprod_900mv_110c_dem.ddb/ddb_nd4h-3_revprod_900mv_110c_fdi.ddb/ddb_nd4h-3_revprod_900mv_125c.dmf.ddb/ddb_nd4h-3_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-3_revprod_900mv_n40c_fdi.ddb/ddb_nd4h-3_revprod_vid3a_0c.dmf.ddb/ddb_nd4h-3_revprod_vid3a_0c_fdi.ddb/ddb_nd4h-3_revprod_vid3a_100c.dmf.ddb/ddb_nd4h-3_revprod_vid3a_100c_fdi.ddb/ddb_nd4h-3_revprod_vid3a_110c.dmf.ddb/ddb_nd4h-3_revprod_vid3a_110c_fdi.ddb/ddb_nd4h-3_revprod_vid3a_125c.dmf.ddb/ddb_nd4h-3_revprod_vid3a_n40c.dmf.ddb/ddb_nd4h-3_revprod_vid3a_n40c_fdi.ddb/ddb_nd4h-ff_reva_800mv_0c.dmf.ddb/ddb_nd4h-ff_reva_800mv_100c.dmf.ddb/ddb_nd4h-ff_reva_800mv_110c.dmf.ddb/ddb_nd4h-ff_reva_800mv_125c.dmf.ddb/ddb_nd4h-ff_reva_800mv_n40c.dmf.ddb/ddb_nd4h-ff_reva_850mv_0c.dmf.ddb/ddb_nd4h-ff_reva_850mv_100c.dmf.ddb/ddb_nd4h-ff_reva_850mv_110c.dmf.ddb/ddb_nd4h-ff_reva_850mv_125c.dmf.ddb/ddb_nd4h-ff_reva_850mv_n40c.dmf.ddb/ddb_nd4h-ff_reva_900mv_0c.dmf.ddb/ddb_nd4h-ff_reva_900mv_100c.dmf.ddb/ddb_nd4h-ff_reva_900mv_110c.dmf.ddb/ddb_nd4h-ff_reva_900mv_125c.dmf.ddb/ddb_nd4h-ff_reva_900mv_n40c.dmf.ddb/ddb_nd4h-ff_reva_vid1_0c.dmf.ddb/ddb_nd4h-ff_reva_vid1_100c.dmf.ddb/ddb_nd4h-ff_reva_vid1_110c.dmf.ddb/ddb_nd4h-ff_reva_vid1_125c.dmf.ddb/ddb_nd4h-ff_reva_vid1_n40c.dmf.ddb/ddb_nd4h-ff_revb_800mv_0c.dmf.ddb/ddb_nd4h-ff_revb_800mv_100c.dmf.ddb/ddb_nd4h-ff_revb_800mv_110c.dmf.ddb/ddb_nd4h-ff_revb_800mv_125c.dmf.ddb/ddb_nd4h-ff_revb_800mv_n40c.dmf.ddb/ddb_nd4h-ff_revb_850mv_0c.dmf.ddb/ddb_nd4h-ff_revb_850mv_100c.dmf.ddb/ddb_nd4h-ff_revb_850mv_110c.dmf.ddb/ddb_nd4h-ff_revb_850mv_125c.dmf.ddb/ddb_nd4h-ff_revb_850mv_n40c.dmf.ddb/ddb_nd4h-ff_revb_900mv_0c.dmf.ddb/ddb_nd4h-ff_revb_900mv_100c.dmf.ddb/ddb_nd4h-ff_revb_900mv_110c.dmf.ddb/ddb_nd4h-ff_revb_900mv_125c.dmf.ddb/ddb_nd4h-ff_revb_900mv_n40c.dmf.ddb/ddb_nd4h-ff_revb_vid1_0c.dmf.ddb/ddb_nd4h-ff_revb_vid1_100c.dmf.ddb/ddb_nd4h-ff_revb_vid1_110c.dmf.ddb/ddb_nd4h-ff_revb_vid1_125c.dmf.ddb/ddb_nd4h-ff_revb_vid1_n40c.dmf.ddb/ddb_nd4h-ff_reves_800mv_0c.dmf.ddb/ddb_nd4h-ff_reves_800mv_100c.dmf.ddb/ddb_nd4h-ff_reves_800mv_110c.dmf.ddb/ddb_nd4h-ff_reves_800mv_125c.dmf.ddb/ddb_nd4h-ff_reves_800mv_n40c.dmf.ddb/ddb_nd4h-ff_reves_850mv_0c.dmf.ddb/ddb_nd4h-ff_reves_850mv_100c.dmf.ddb/ddb_nd4h-ff_reves_850mv_110c.dmf.ddb/ddb_nd4h-ff_reves_850mv_125c.dmf.ddb/ddb_nd4h-ff_reves_850mv_n40c.dmf.ddb/ddb_nd4h-ff_reves_900mv_0c.dmf.ddb/ddb_nd4h-ff_reves_900mv_100c.dmf.ddb/ddb_nd4h-ff_reves_900mv_110c.dmf.ddb/ddb_nd4h-ff_reves_900mv_125c.dmf.ddb/ddb_nd4h-ff_reves_900mv_n40c.dmf.ddb/ddb_nd4h-ff_reves_vid1_0c.dmf.ddb/ddb_nd4h-ff_reves_vid1_100c.dmf.ddb/ddb_nd4h-ff_reves_vid1_110c.dmf.ddb/ddb_nd4h-ff_reves_vid1_125c.dmf.ddb/ddb_nd4h-ff_reves_vid1_n40c.dmf.ddb/ddb_nd4h-ff_revesa_800mv_0c.dmf.ddb/ddb_nd4h-ff_revesa_800mv_100c.dmf.ddb/ddb_nd4h-ff_revesa_800mv_110c.dmf.ddb/ddb_nd4h-ff_revesa_800mv_125c.dmf.ddb/ddb_nd4h-ff_revesa_800mv_n40c.dmf.ddb/ddb_nd4h-ff_revesa_850mv_0c.dmf.ddb/ddb_nd4h-ff_revesa_850mv_100c.dmf.ddb/ddb_nd4h-ff_revesa_850mv_110c.dmf.ddb/ddb_nd4h-ff_revesa_850mv_125c.dmf.ddb/ddb_nd4h-ff_revesa_850mv_n40c.dmf.ddb/ddb_nd4h-ff_revesa_900mv_0c.dmf.ddb/ddb_nd4h-ff_revesa_900mv_100c.dmf.ddb/ddb_nd4h-ff_revesa_900mv_110c.dmf.ddb/ddb_nd4h-ff_revesa_900mv_125c.dmf.ddb/ddb_nd4h-ff_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-ff_revesa_vid1_0c.dmf.ddb/ddb_nd4h-ff_revesa_vid1_100c.dmf.ddb/ddb_nd4h-ff_revesa_vid1_110c.dmf.ddb/ddb_nd4h-ff_revesa_vid1_125c.dmf.ddb/ddb_nd4h-ff_revesa_vid1_n40c.dmf.ddb/ddb_nd4h-ff_revprod_800mv_0c.dmf.ddb/ddb_nd4h-ff_revprod_800mv_100c.dmf.ddb/ddb_nd4h-ff_revprod_800mv_110c.dmf.ddb/ddb_nd4h-ff_revprod_800mv_125c.dmf.ddb/ddb_nd4h-ff_revprod_800mv_n40c.dmf.ddb/ddb_nd4h-ff_revprod_850mv_0c.dmf.ddb/ddb_nd4h-ff_revprod_850mv_100c.dmf.ddb/ddb_nd4h-ff_revprod_850mv_110c.dmf.ddb/ddb_nd4h-ff_revprod_850mv_125c.dmf.ddb/ddb_nd4h-ff_revprod_850mv_n40c.dmf.ddb/ddb_nd4h-ff_revprod_900mv_0c.dmf.ddb/ddb_nd4h-ff_revprod_900mv_100c.dmf.ddb/ddb_nd4h-ff_revprod_900mv_110c.dmf.ddb/ddb_nd4h-ff_revprod_900mv_125c.dmf.ddb/ddb_nd4h-ff_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-ff_revprod_vid1_0c.dmf.ddb/ddb_nd4h-ff_revprod_vid1_100c.dmf.ddb/ddb_nd4h-ff_revprod_vid1_110c.dmf.ddb/ddb_nd4h-ff_revprod_vid1_125c.dmf.ddb/ddb_nd4h-ff_revprod_vid1_n40c.dmf.ddb/ddb_nd4h-ffbin_reva_800mv_0c.dmf.ddb/ddb_nd4h-ffbin_reva_800mv_100c.dmf.ddb/ddb_nd4h-ffbin_reva_800mv_110c.dmf.ddb/ddb_nd4h-ffbin_reva_800mv_125c.dmf.ddb/ddb_nd4h-ffbin_reva_800mv_n40c.dmf.ddb/ddb_nd4h-ffbin_reva_850mv_0c.dmf.ddb/ddb_nd4h-ffbin_reva_850mv_100c.dmf.ddb/ddb_nd4h-ffbin_reva_850mv_110c.dmf.ddb/ddb_nd4h-ffbin_reva_850mv_125c.dmf.ddb/ddb_nd4h-ffbin_reva_850mv_n40c.dmf.ddb/ddb_nd4h-ffbin_reva_900mv_0c.dmf.ddb/ddb_nd4h-ffbin_reva_900mv_100c.dmf.ddb/ddb_nd4h-ffbin_reva_900mv_110c.dmf.ddb/ddb_nd4h-ffbin_reva_900mv_125c.dmf.ddb/ddb_nd4h-ffbin_reva_900mv_n40c.dmf.ddb/ddb_nd4h-ffbin_reva_vid1_0c.dmf.ddb/ddb_nd4h-ffbin_reva_vid1_100c.dmf.ddb/ddb_nd4h-ffbin_reva_vid1_110c.dmf.ddb/ddb_nd4h-ffbin_reva_vid1_125c.dmf.ddb/ddb_nd4h-ffbin_reva_vid1_n40c.dmf.ddb/ddb_nd4h-ffbin_revb_800mv_0c.dmf.ddb/ddb_nd4h-ffbin_revb_800mv_100c.dmf.ddb/ddb_nd4h-ffbin_revb_800mv_110c.dmf.ddb/ddb_nd4h-ffbin_revb_800mv_125c.dmf.ddb/ddb_nd4h-ffbin_revb_800mv_n40c.dmf.ddb/ddb_nd4h-ffbin_revb_850mv_0c.dmf.ddb/ddb_nd4h-ffbin_revb_850mv_100c.dmf.ddb/ddb_nd4h-ffbin_revb_850mv_110c.dmf.ddb/ddb_nd4h-ffbin_revb_850mv_125c.dmf.ddb/ddb_nd4h-ffbin_revb_850mv_n40c.dmf.ddb/ddb_nd4h-ffbin_revb_900mv_0c.dmf.ddb/ddb_nd4h-ffbin_revb_900mv_100c.dmf.ddb/ddb_nd4h-ffbin_revb_900mv_110c.dmf.ddb/ddb_nd4h-ffbin_revb_900mv_125c.dmf.ddb/ddb_nd4h-ffbin_revb_900mv_n40c.dmf.ddb/ddb_nd4h-ffbin_revb_vid1_0c.dmf.ddb/ddb_nd4h-ffbin_revb_vid1_100c.dmf.ddb/ddb_nd4h-ffbin_revb_vid1_110c.dmf.ddb/ddb_nd4h-ffbin_revb_vid1_125c.dmf.ddb/ddb_nd4h-ffbin_revb_vid1_n40c.dmf.ddb/ddb_nd4h-ffbin_reves_800mv_0c.dmf.ddb/ddb_nd4h-ffbin_reves_800mv_100c.dmf.ddb/ddb_nd4h-ffbin_reves_800mv_110c.dmf.ddb/ddb_nd4h-ffbin_reves_800mv_125c.dmf.ddb/ddb_nd4h-ffbin_reves_800mv_n40c.dmf.ddb/ddb_nd4h-ffbin_reves_850mv_0c.dmf.ddb/ddb_nd4h-ffbin_reves_850mv_100c.dmf.ddb/ddb_nd4h-ffbin_reves_850mv_110c.dmf.ddb/ddb_nd4h-ffbin_reves_850mv_125c.dmf.ddb/ddb_nd4h-ffbin_reves_850mv_n40c.dmf.ddb/ddb_nd4h-ffbin_reves_900mv_0c.dmf.ddb/ddb_nd4h-ffbin_reves_900mv_100c.dmf.ddb/ddb_nd4h-ffbin_reves_900mv_110c.dmf.ddb/ddb_nd4h-ffbin_reves_900mv_125c.dmf.ddb/ddb_nd4h-ffbin_reves_900mv_n40c.dmf.ddb/ddb_nd4h-ffbin_reves_vid1_0c.dmf.ddb/ddb_nd4h-ffbin_reves_vid1_100c.dmf.ddb/ddb_nd4h-ffbin_reves_vid1_110c.dmf.ddb/ddb_nd4h-ffbin_reves_vid1_125c.dmf.ddb/ddb_nd4h-ffbin_reves_vid1_n40c.dmf.ddb/ddb_nd4h-ffbin_revesa_800mv_0c.dmf.ddb/ddb_nd4h-ffbin_revesa_800mv_100c.dmf.ddb/ddb_nd4h-ffbin_revesa_800mv_110c.dmf.ddb/ddb_nd4h-ffbin_revesa_800mv_125c.dmf.ddb/ddb_nd4h-ffbin_revesa_800mv_n40c.dmf.ddb/ddb_nd4h-ffbin_revesa_850mv_0c.dmf.ddb/ddb_nd4h-ffbin_revesa_850mv_100c.dmf.ddb/ddb_nd4h-ffbin_revesa_850mv_110c.dmf.ddb/ddb_nd4h-ffbin_revesa_850mv_125c.dmf.ddb/ddb_nd4h-ffbin_revesa_850mv_n40c.dmf.ddb/ddb_nd4h-ffbin_revesa_900mv_0c.dmf.ddb/ddb_nd4h-ffbin_revesa_900mv_100c.dmf.ddb/ddb_nd4h-ffbin_revesa_900mv_110c.dmf.ddb/ddb_nd4h-ffbin_revesa_900mv_125c.dmf.ddb/ddb_nd4h-ffbin_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-ffbin_revesa_vid1_0c.dmf.ddb/ddb_nd4h-ffbin_revesa_vid1_100c.dmf.ddb/ddb_nd4h-ffbin_revesa_vid1_110c.dmf.ddb/ddb_nd4h-ffbin_revesa_vid1_125c.dmf.ddb/ddb_nd4h-ffbin_revesa_vid1_n40c.dmf.ddb/ddb_nd4h-ffbin_revprod_800mv_0c.dmf.ddb/ddb_nd4h-ffbin_revprod_800mv_100c.dmf.ddb/ddb_nd4h-ffbin_revprod_800mv_110c.dmf.ddb/ddb_nd4h-ffbin_revprod_800mv_125c.dmf.ddb/ddb_nd4h-ffbin_revprod_800mv_n40c.dmf.ddb/ddb_nd4h-ffbin_revprod_850mv_0c.dmf.ddb/ddb_nd4h-ffbin_revprod_850mv_100c.dmf.ddb/ddb_nd4h-ffbin_revprod_850mv_110c.dmf.ddb/ddb_nd4h-ffbin_revprod_850mv_125c.dmf.ddb/ddb_nd4h-ffbin_revprod_850mv_n40c.dmf.ddb/ddb_nd4h-ffbin_revprod_900mv_0c.dmf.ddb/ddb_nd4h-ffbin_revprod_900mv_100c.dmf.ddb/ddb_nd4h-ffbin_revprod_900mv_110c.dmf.ddb/ddb_nd4h-ffbin_revprod_900mv_125c.dmf.ddb/ddb_nd4h-ffbin_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-ffbin_revprod_vid1_0c.dmf.ddb/ddb_nd4h-ffbin_revprod_vid1_100c.dmf.ddb/ddb_nd4h-ffbin_revprod_vid1_110c.dmf.ddb/ddb_nd4h-ffbin_revprod_vid1_125c.dmf.ddb/ddb_nd4h-ffbin_revprod_vid1_n40c.dmf.ddb/ddb_nd4h-ffscaled_reva_800mv_0c.dmf.ddb/ddb_nd4h-ffscaled_reva_800mv_100c.dmf.ddb/ddb_nd4h-ffscaled_reva_800mv_110c.dmf.ddb/ddb_nd4h-ffscaled_reva_800mv_125c.dmf.ddb/ddb_nd4h-ffscaled_reva_800mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_reva_850mv_0c.dmf.ddb/ddb_nd4h-ffscaled_reva_850mv_100c.dmf.ddb/ddb_nd4h-ffscaled_reva_850mv_110c.dmf.ddb/ddb_nd4h-ffscaled_reva_850mv_125c.dmf.ddb/ddb_nd4h-ffscaled_reva_850mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_reva_900mv_0c.dmf.ddb/ddb_nd4h-ffscaled_reva_900mv_100c.dmf.ddb/ddb_nd4h-ffscaled_reva_900mv_110c.dmf.ddb/ddb_nd4h-ffscaled_reva_900mv_125c.dmf.ddb/ddb_nd4h-ffscaled_reva_900mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_reva_vid1_0c.dmf.ddb/ddb_nd4h-ffscaled_reva_vid1_100c.dmf.ddb/ddb_nd4h-ffscaled_reva_vid1_110c.dmf.ddb/ddb_nd4h-ffscaled_reva_vid1_125c.dmf.ddb/ddb_nd4h-ffscaled_reva_vid1_n40c.dmf.ddb/ddb_nd4h-ffscaled_revb_800mv_0c.dmf.ddb/ddb_nd4h-ffscaled_revb_800mv_100c.dmf.ddb/ddb_nd4h-ffscaled_revb_800mv_110c.dmf.ddb/ddb_nd4h-ffscaled_revb_800mv_125c.dmf.ddb/ddb_nd4h-ffscaled_revb_800mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_revb_850mv_0c.dmf.ddb/ddb_nd4h-ffscaled_revb_850mv_100c.dmf.ddb/ddb_nd4h-ffscaled_revb_850mv_110c.dmf.ddb/ddb_nd4h-ffscaled_revb_850mv_125c.dmf.ddb/ddb_nd4h-ffscaled_revb_850mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_revb_900mv_0c.dmf.ddb/ddb_nd4h-ffscaled_revb_900mv_100c.dmf.ddb/ddb_nd4h-ffscaled_revb_900mv_110c.dmf.ddb/ddb_nd4h-ffscaled_revb_900mv_125c.dmf.ddb/ddb_nd4h-ffscaled_revb_900mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_revb_vid1_0c.dmf.ddb/ddb_nd4h-ffscaled_revb_vid1_100c.dmf.ddb/ddb_nd4h-ffscaled_revb_vid1_110c.dmf.ddb/ddb_nd4h-ffscaled_revb_vid1_125c.dmf.ddb/ddb_nd4h-ffscaled_revb_vid1_n40c.dmf.ddb/ddb_nd4h-ffscaled_reves_800mv_0c.dmf.ddb/ddb_nd4h-ffscaled_reves_800mv_100c.dmf.ddb/ddb_nd4h-ffscaled_reves_800mv_110c.dmf.ddb/ddb_nd4h-ffscaled_reves_800mv_125c.dmf.ddb/ddb_nd4h-ffscaled_reves_800mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_reves_850mv_0c.dmf.ddb/ddb_nd4h-ffscaled_reves_850mv_100c.dmf.ddb/ddb_nd4h-ffscaled_reves_850mv_110c.dmf.ddb/ddb_nd4h-ffscaled_reves_850mv_125c.dmf.ddb/ddb_nd4h-ffscaled_reves_850mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_reves_900mv_0c.dmf.ddb/ddb_nd4h-ffscaled_reves_900mv_100c.dmf.ddb/ddb_nd4h-ffscaled_reves_900mv_110c.dmf.ddb/ddb_nd4h-ffscaled_reves_900mv_125c.dmf.ddb/ddb_nd4h-ffscaled_reves_900mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_reves_vid1_0c.dmf.ddb/ddb_nd4h-ffscaled_reves_vid1_100c.dmf.ddb/ddb_nd4h-ffscaled_reves_vid1_110c.dmf.ddb/ddb_nd4h-ffscaled_reves_vid1_125c.dmf.ddb/ddb_nd4h-ffscaled_reves_vid1_n40c.dmf.ddb/ddb_nd4h-ffscaled_revesa_800mv_0c.dmf.ddb/ddb_nd4h-ffscaled_revesa_800mv_100c.dmf.ddb/ddb_nd4h-ffscaled_revesa_800mv_110c.dmf.ddb/ddb_nd4h-ffscaled_revesa_800mv_125c.dmf.ddb/ddb_nd4h-ffscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_revesa_850mv_0c.dmf.ddb/ddb_nd4h-ffscaled_revesa_850mv_100c.dmf.ddb/ddb_nd4h-ffscaled_revesa_850mv_110c.dmf.ddb/ddb_nd4h-ffscaled_revesa_850mv_125c.dmf.ddb/ddb_nd4h-ffscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_revesa_900mv_0c.dmf.ddb/ddb_nd4h-ffscaled_revesa_900mv_100c.dmf.ddb/ddb_nd4h-ffscaled_revesa_900mv_110c.dmf.ddb/ddb_nd4h-ffscaled_revesa_900mv_125c.dmf.ddb/ddb_nd4h-ffscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_revesa_vid1_0c.dmf.ddb/ddb_nd4h-ffscaled_revesa_vid1_100c.dmf.ddb/ddb_nd4h-ffscaled_revesa_vid1_110c.dmf.ddb/ddb_nd4h-ffscaled_revesa_vid1_125c.dmf.ddb/ddb_nd4h-ffscaled_revesa_vid1_n40c.dmf.ddb/ddb_nd4h-ffscaled_revprod_800mv_0c.dmf.ddb/ddb_nd4h-ffscaled_revprod_800mv_100c.dmf.ddb/ddb_nd4h-ffscaled_revprod_800mv_110c.dmf.ddb/ddb_nd4h-ffscaled_revprod_800mv_125c.dmf.ddb/ddb_nd4h-ffscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_revprod_850mv_0c.dmf.ddb/ddb_nd4h-ffscaled_revprod_850mv_100c.dmf.ddb/ddb_nd4h-ffscaled_revprod_850mv_110c.dmf.ddb/ddb_nd4h-ffscaled_revprod_850mv_125c.dmf.ddb/ddb_nd4h-ffscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_revprod_900mv_0c.dmf.ddb/ddb_nd4h-ffscaled_revprod_900mv_100c.dmf.ddb/ddb_nd4h-ffscaled_revprod_900mv_110c.dmf.ddb/ddb_nd4h-ffscaled_revprod_900mv_125c.dmf.ddb/ddb_nd4h-ffscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-ffscaled_revprod_vid1_0c.dmf.ddb/ddb_nd4h-ffscaled_revprod_vid1_100c.dmf.ddb/ddb_nd4h-ffscaled_revprod_vid1_110c.dmf.ddb/ddb_nd4h-ffscaled_revprod_vid1_125c.dmf.ddb/ddb_nd4h-ffscaled_revprod_vid1_n40c.dmf.ddb/ddb_nd4h-ii_reva_900mv_0c.dmf.ddb/ddb_nd4h-ii_reva_900mv_100c.dmf.ddb/ddb_nd4h-ii_reva_900mv_110c.dmf.ddb/ddb_nd4h-ii_reva_900mv_125c.dmf.ddb/ddb_nd4h-ii_reva_900mv_n40c.dmf.ddb/ddb_nd4h-ii_revb_900mv_0c.dmf.ddb/ddb_nd4h-ii_revb_900mv_100c.dmf.ddb/ddb_nd4h-ii_revb_900mv_110c.dmf.ddb/ddb_nd4h-ii_revb_900mv_125c.dmf.ddb/ddb_nd4h-ii_revb_900mv_n40c.dmf.ddb/ddb_nd4h-ii_reves_900mv_0c.dmf.ddb/ddb_nd4h-ii_reves_900mv_100c.dmf.ddb/ddb_nd4h-ii_reves_900mv_110c.dmf.ddb/ddb_nd4h-ii_reves_900mv_125c.dmf.ddb/ddb_nd4h-ii_reves_900mv_n40c.dmf.ddb/ddb_nd4h-ii_revesa_900mv_0c.dmf.ddb/ddb_nd4h-ii_revesa_900mv_100c.dmf.ddb/ddb_nd4h-ii_revesa_900mv_110c.dmf.ddb/ddb_nd4h-ii_revesa_900mv_125c.dmf.ddb/ddb_nd4h-ii_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-ii_revprod_900mv_0c.dmf.ddb/ddb_nd4h-ii_revprod_900mv_100c.dmf.ddb/ddb_nd4h-ii_revprod_900mv_110c.dmf.ddb/ddb_nd4h-ii_revprod_900mv_125c.dmf.ddb/ddb_nd4h-ii_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-iibin_reva_900mv_0c.dmf.ddb/ddb_nd4h-iibin_reva_900mv_100c.dmf.ddb/ddb_nd4h-iibin_reva_900mv_110c.dmf.ddb/ddb_nd4h-iibin_reva_900mv_125c.dmf.ddb/ddb_nd4h-iibin_reva_900mv_n40c.dmf.ddb/ddb_nd4h-iibin_revb_900mv_0c.dmf.ddb/ddb_nd4h-iibin_revb_900mv_100c.dmf.ddb/ddb_nd4h-iibin_revb_900mv_110c.dmf.ddb/ddb_nd4h-iibin_revb_900mv_125c.dmf.ddb/ddb_nd4h-iibin_revb_900mv_n40c.dmf.ddb/ddb_nd4h-iibin_reves_900mv_0c.dmf.ddb/ddb_nd4h-iibin_reves_900mv_100c.dmf.ddb/ddb_nd4h-iibin_reves_900mv_110c.dmf.ddb/ddb_nd4h-iibin_reves_900mv_125c.dmf.ddb/ddb_nd4h-iibin_reves_900mv_n40c.dmf.ddb/ddb_nd4h-iibin_revesa_900mv_0c.dmf.ddb/ddb_nd4h-iibin_revesa_900mv_100c.dmf.ddb/ddb_nd4h-iibin_revesa_900mv_110c.dmf.ddb/ddb_nd4h-iibin_revesa_900mv_125c.dmf.ddb/ddb_nd4h-iibin_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-iibin_revprod_900mv_0c.dmf.ddb/ddb_nd4h-iibin_revprod_900mv_100c.dmf.ddb/ddb_nd4h-iibin_revprod_900mv_110c.dmf.ddb/ddb_nd4h-iibin_revprod_900mv_125c.dmf.ddb/ddb_nd4h-iibin_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-iiscaled_reva_900mv_0c.dmf.ddb/ddb_nd4h-iiscaled_reva_900mv_100c.dmf.ddb/ddb_nd4h-iiscaled_reva_900mv_110c.dmf.ddb/ddb_nd4h-iiscaled_reva_900mv_125c.dmf.ddb/ddb_nd4h-iiscaled_reva_900mv_n40c.dmf.ddb/ddb_nd4h-iiscaled_revb_900mv_0c.dmf.ddb/ddb_nd4h-iiscaled_revb_900mv_100c.dmf.ddb/ddb_nd4h-iiscaled_revb_900mv_110c.dmf.ddb/ddb_nd4h-iiscaled_revb_900mv_125c.dmf.ddb/ddb_nd4h-iiscaled_revb_900mv_n40c.dmf.ddb/ddb_nd4h-iiscaled_reves_900mv_0c.dmf.ddb/ddb_nd4h-iiscaled_reves_900mv_100c.dmf.ddb/ddb_nd4h-iiscaled_reves_900mv_110c.dmf.ddb/ddb_nd4h-iiscaled_reves_900mv_125c.dmf.ddb/ddb_nd4h-iiscaled_reves_900mv_n40c.dmf.ddb/ddb_nd4h-iiscaled_revesa_900mv_0c.dmf.ddb/ddb_nd4h-iiscaled_revesa_900mv_100c.dmf.ddb/ddb_nd4h-iiscaled_revesa_900mv_110c.dmf.ddb/ddb_nd4h-iiscaled_revesa_900mv_125c.dmf.ddb/ddb_nd4h-iiscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-iiscaled_revprod_900mv_0c.dmf.ddb/ddb_nd4h-iiscaled_revprod_900mv_100c.dmf.ddb/ddb_nd4h-iiscaled_revprod_900mv_110c.dmf.ddb/ddb_nd4h-iiscaled_revprod_900mv_125c.dmf.ddb/ddb_nd4h-iiscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-m_reva_850mv_0c.dmf.ddb/ddb_nd4h-m_reva_850mv_100c.dmf.ddb/ddb_nd4h-m_reva_850mv_110c.dmf.ddb/ddb_nd4h-m_reva_850mv_125c.dmf.ddb/ddb_nd4h-m_reva_850mv_n40c.dmf.ddb/ddb_nd4h-m_reva_900mv_0c.dmf.ddb/ddb_nd4h-m_reva_900mv_0c_fdi.ddb/ddb_nd4h-m_reva_900mv_100c.dmf.ddb/ddb_nd4h-m_reva_900mv_100c_fdi.ddb/ddb_nd4h-m_reva_900mv_110c.dmf.ddb/ddb_nd4h-m_reva_900mv_125c.dmf.ddb/ddb_nd4h-m_reva_900mv_n40c.dmf.ddb/ddb_nd4h-m_reva_900mv_n40c_fdi.ddb/ddb_nd4h-m_revb_850mv_0c.dmf.ddb/ddb_nd4h-m_revb_850mv_100c.dmf.ddb/ddb_nd4h-m_revb_850mv_110c.dmf.ddb/ddb_nd4h-m_revb_850mv_125c.dmf.ddb/ddb_nd4h-m_revb_850mv_n40c.dmf.ddb/ddb_nd4h-m_revb_900mv_0c.dmf.ddb/ddb_nd4h-m_revb_900mv_100c.dmf.ddb/ddb_nd4h-m_revb_900mv_110c.dmf.ddb/ddb_nd4h-m_revb_900mv_125c.dmf.ddb/ddb_nd4h-m_revb_900mv_n40c.dmf.ddb/ddb_nd4h-m_reves_850mv_0c.dmf.ddb/ddb_nd4h-m_reves_850mv_100c.dmf.ddb/ddb_nd4h-m_reves_850mv_110c.dmf.ddb/ddb_nd4h-m_reves_850mv_125c.dmf.ddb/ddb_nd4h-m_reves_850mv_n40c.dmf.ddb/ddb_nd4h-m_reves_900mv_0c.dmf.ddb/ddb_nd4h-m_reves_900mv_100c.dmf.ddb/ddb_nd4h-m_reves_900mv_110c.dmf.ddb/ddb_nd4h-m_reves_900mv_125c.dmf.ddb/ddb_nd4h-m_reves_900mv_n40c.dmf.ddb/ddb_nd4h-m_revesa_850mv_0c.dmf.ddb/ddb_nd4h-m_revesa_850mv_0c_fdi.ddb/ddb_nd4h-m_revesa_850mv_100c.dmf.ddb/ddb_nd4h-m_revesa_850mv_100c_fdi.ddb/ddb_nd4h-m_revesa_850mv_110c.dmf.ddb/ddb_nd4h-m_revesa_850mv_110c_fdi.ddb/ddb_nd4h-m_revesa_850mv_125c.dmf.ddb/ddb_nd4h-m_revesa_850mv_n40c.dmf.ddb/ddb_nd4h-m_revesa_900mv_0c.dmf.ddb/ddb_nd4h-m_revesa_900mv_0c_fdi.ddb/ddb_nd4h-m_revesa_900mv_100c.dmf.ddb/ddb_nd4h-m_revesa_900mv_100c_fdi.ddb/ddb_nd4h-m_revesa_900mv_110c.dmf.ddb/ddb_nd4h-m_revesa_900mv_110c_fdi.ddb/ddb_nd4h-m_revesa_900mv_125c.dmf.ddb/ddb_nd4h-m_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-m_revprod_850mv_0c.dmf.ddb/ddb_nd4h-m_revprod_850mv_0c_fdi.ddb/ddb_nd4h-m_revprod_850mv_100c.dmf.ddb/ddb_nd4h-m_revprod_850mv_100c_fdi.ddb/ddb_nd4h-m_revprod_850mv_110c.dmf.ddb/ddb_nd4h-m_revprod_850mv_110c_fdi.ddb/ddb_nd4h-m_revprod_850mv_125c.dmf.ddb/ddb_nd4h-m_revprod_850mv_n40c.dmf.ddb/ddb_nd4h-m_revprod_850mv_n40c_fdi.ddb/ddb_nd4h-m_revprod_900mv_0c.dmf.ddb/ddb_nd4h-m_revprod_900mv_0c_fdi.ddb/ddb_nd4h-m_revprod_900mv_100c.dmf.ddb/ddb_nd4h-m_revprod_900mv_100c_fdi.ddb/ddb_nd4h-m_revprod_900mv_110c.dmf.ddb/ddb_nd4h-m_revprod_900mv_110c_fdi.ddb/ddb_nd4h-m_revprod_900mv_125c.dmf.ddb/ddb_nd4h-m_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-m_revprod_900mv_n40c_fdi.ddb/ddb_nd4h-ss_reva_900mv_0c.dmf.ddb/ddb_nd4h-ss_reva_900mv_100c.dmf.ddb/ddb_nd4h-ss_reva_900mv_110c.dmf.ddb/ddb_nd4h-ss_reva_900mv_125c.dmf.ddb/ddb_nd4h-ss_reva_900mv_n40c.dmf.ddb/ddb_nd4h-ss_revb_900mv_0c.dmf.ddb/ddb_nd4h-ss_revb_900mv_100c.dmf.ddb/ddb_nd4h-ss_revb_900mv_110c.dmf.ddb/ddb_nd4h-ss_revb_900mv_125c.dmf.ddb/ddb_nd4h-ss_revb_900mv_n40c.dmf.ddb/ddb_nd4h-ss_reves_900mv_0c.dmf.ddb/ddb_nd4h-ss_reves_900mv_100c.dmf.ddb/ddb_nd4h-ss_reves_900mv_110c.dmf.ddb/ddb_nd4h-ss_reves_900mv_125c.dmf.ddb/ddb_nd4h-ss_reves_900mv_n40c.dmf.ddb/ddb_nd4h-ss_revesa_900mv_0c.dmf.ddb/ddb_nd4h-ss_revesa_900mv_100c.dmf.ddb/ddb_nd4h-ss_revesa_900mv_110c.dmf.ddb/ddb_nd4h-ss_revesa_900mv_125c.dmf.ddb/ddb_nd4h-ss_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-ss_revprod_900mv_0c.dmf.ddb/ddb_nd4h-ss_revprod_900mv_100c.dmf.ddb/ddb_nd4h-ss_revprod_900mv_110c.dmf.ddb/ddb_nd4h-ss_revprod_900mv_125c.dmf.ddb/ddb_nd4h-ss_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-ssbin_reva_900mv_0c.dmf.ddb/ddb_nd4h-ssbin_reva_900mv_100c.dmf.ddb/ddb_nd4h-ssbin_reva_900mv_110c.dmf.ddb/ddb_nd4h-ssbin_reva_900mv_125c.dmf.ddb/ddb_nd4h-ssbin_reva_900mv_n40c.dmf.ddb/ddb_nd4h-ssbin_revb_900mv_0c.dmf.ddb/ddb_nd4h-ssbin_revb_900mv_100c.dmf.ddb/ddb_nd4h-ssbin_revb_900mv_110c.dmf.ddb/ddb_nd4h-ssbin_revb_900mv_125c.dmf.ddb/ddb_nd4h-ssbin_revb_900mv_n40c.dmf.ddb/ddb_nd4h-ssbin_reves_900mv_0c.dmf.ddb/ddb_nd4h-ssbin_reves_900mv_100c.dmf.ddb/ddb_nd4h-ssbin_reves_900mv_110c.dmf.ddb/ddb_nd4h-ssbin_reves_900mv_125c.dmf.ddb/ddb_nd4h-ssbin_reves_900mv_n40c.dmf.ddb/ddb_nd4h-ssbin_revesa_900mv_0c.dmf.ddb/ddb_nd4h-ssbin_revesa_900mv_100c.dmf.ddb/ddb_nd4h-ssbin_revesa_900mv_110c.dmf.ddb/ddb_nd4h-ssbin_revesa_900mv_125c.dmf.ddb/ddb_nd4h-ssbin_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-ssbin_revprod_900mv_0c.dmf.ddb/ddb_nd4h-ssbin_revprod_900mv_100c.dmf.ddb/ddb_nd4h-ssbin_revprod_900mv_110c.dmf.ddb/ddb_nd4h-ssbin_revprod_900mv_125c.dmf.ddb/ddb_nd4h-ssbin_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-ssscaled_reva_900mv_0c.dmf.ddb/ddb_nd4h-ssscaled_reva_900mv_100c.dmf.ddb/ddb_nd4h-ssscaled_reva_900mv_110c.dmf.ddb/ddb_nd4h-ssscaled_reva_900mv_125c.dmf.ddb/ddb_nd4h-ssscaled_reva_900mv_n40c.dmf.ddb/ddb_nd4h-ssscaled_revb_900mv_0c.dmf.ddb/ddb_nd4h-ssscaled_revb_900mv_100c.dmf.ddb/ddb_nd4h-ssscaled_revb_900mv_110c.dmf.ddb/ddb_nd4h-ssscaled_revb_900mv_125c.dmf.ddb/ddb_nd4h-ssscaled_revb_900mv_n40c.dmf.ddb/ddb_nd4h-ssscaled_reves_900mv_0c.dmf.ddb/ddb_nd4h-ssscaled_reves_900mv_100c.dmf.ddb/ddb_nd4h-ssscaled_reves_900mv_110c.dmf.ddb/ddb_nd4h-ssscaled_reves_900mv_125c.dmf.ddb/ddb_nd4h-ssscaled_reves_900mv_n40c.dmf.ddb/ddb_nd4h-ssscaled_revesa_900mv_0c.dmf.ddb/ddb_nd4h-ssscaled_revesa_900mv_100c.dmf.ddb/ddb_nd4h-ssscaled_revesa_900mv_110c.dmf.ddb/ddb_nd4h-ssscaled_revesa_900mv_125c.dmf.ddb/ddb_nd4h-ssscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-ssscaled_revprod_900mv_0c.dmf.ddb/ddb_nd4h-ssscaled_revprod_900mv_100c.dmf.ddb/ddb_nd4h-ssscaled_revprod_900mv_110c.dmf.ddb/ddb_nd4h-ssscaled_revprod_900mv_125c.dmf.ddb/ddb_nd4h-ssscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-tt_reva_800mv_0c.dmf.ddb/ddb_nd4h-tt_reva_800mv_100c.dmf.ddb/ddb_nd4h-tt_reva_800mv_110c.dmf.ddb/ddb_nd4h-tt_reva_800mv_125c.dmf.ddb/ddb_nd4h-tt_reva_800mv_n40c.dmf.ddb/ddb_nd4h-tt_reva_850mv_0c.dmf.ddb/ddb_nd4h-tt_reva_850mv_100c.dmf.ddb/ddb_nd4h-tt_reva_850mv_110c.dmf.ddb/ddb_nd4h-tt_reva_850mv_125c.dmf.ddb/ddb_nd4h-tt_reva_850mv_n40c.dmf.ddb/ddb_nd4h-tt_reva_900mv_0c.dmf.ddb/ddb_nd4h-tt_reva_900mv_100c.dmf.ddb/ddb_nd4h-tt_reva_900mv_110c.dmf.ddb/ddb_nd4h-tt_reva_900mv_125c.dmf.ddb/ddb_nd4h-tt_reva_900mv_n40c.dmf.ddb/ddb_nd4h-tt_reva_vid2_0c.dmf.ddb/ddb_nd4h-tt_reva_vid2_100c.dmf.ddb/ddb_nd4h-tt_reva_vid2_110c.dmf.ddb/ddb_nd4h-tt_reva_vid2_125c.dmf.ddb/ddb_nd4h-tt_reva_vid2_n40c.dmf.ddb/ddb_nd4h-tt_reva_vid3a_0c.dmf.ddb/ddb_nd4h-tt_reva_vid3a_100c.dmf.ddb/ddb_nd4h-tt_reva_vid3a_110c.dmf.ddb/ddb_nd4h-tt_reva_vid3a_125c.dmf.ddb/ddb_nd4h-tt_reva_vid3a_n40c.dmf.ddb/ddb_nd4h-tt_revb_800mv_0c.dmf.ddb/ddb_nd4h-tt_revb_800mv_100c.dmf.ddb/ddb_nd4h-tt_revb_800mv_110c.dmf.ddb/ddb_nd4h-tt_revb_800mv_125c.dmf.ddb/ddb_nd4h-tt_revb_800mv_n40c.dmf.ddb/ddb_nd4h-tt_revb_850mv_0c.dmf.ddb/ddb_nd4h-tt_revb_850mv_100c.dmf.ddb/ddb_nd4h-tt_revb_850mv_110c.dmf.ddb/ddb_nd4h-tt_revb_850mv_125c.dmf.ddb/ddb_nd4h-tt_revb_850mv_n40c.dmf.ddb/ddb_nd4h-tt_revb_900mv_0c.dmf.ddb/ddb_nd4h-tt_revb_900mv_100c.dmf.ddb/ddb_nd4h-tt_revb_900mv_110c.dmf.ddb/ddb_nd4h-tt_revb_900mv_125c.dmf.ddb/ddb_nd4h-tt_revb_900mv_n40c.dmf.ddb/ddb_nd4h-tt_revb_vid2_0c.dmf.ddb/ddb_nd4h-tt_revb_vid2_100c.dmf.ddb/ddb_nd4h-tt_revb_vid2_110c.dmf.ddb/ddb_nd4h-tt_revb_vid2_125c.dmf.ddb/ddb_nd4h-tt_revb_vid2_n40c.dmf.ddb/ddb_nd4h-tt_revb_vid3a_0c.dmf.ddb/ddb_nd4h-tt_revb_vid3a_100c.dmf.ddb/ddb_nd4h-tt_revb_vid3a_110c.dmf.ddb/ddb_nd4h-tt_revb_vid3a_125c.dmf.ddb/ddb_nd4h-tt_revb_vid3a_n40c.dmf.ddb/ddb_nd4h-tt_reves_800mv_0c.dmf.ddb/ddb_nd4h-tt_reves_800mv_100c.dmf.ddb/ddb_nd4h-tt_reves_800mv_110c.dmf.ddb/ddb_nd4h-tt_reves_800mv_125c.dmf.ddb/ddb_nd4h-tt_reves_800mv_n40c.dmf.ddb/ddb_nd4h-tt_reves_850mv_0c.dmf.ddb/ddb_nd4h-tt_reves_850mv_100c.dmf.ddb/ddb_nd4h-tt_reves_850mv_110c.dmf.ddb/ddb_nd4h-tt_reves_850mv_125c.dmf.ddb/ddb_nd4h-tt_reves_850mv_n40c.dmf.ddb/ddb_nd4h-tt_reves_900mv_0c.dmf.ddb/ddb_nd4h-tt_reves_900mv_100c.dmf.ddb/ddb_nd4h-tt_reves_900mv_110c.dmf.ddb/ddb_nd4h-tt_reves_900mv_125c.dmf.ddb/ddb_nd4h-tt_reves_900mv_n40c.dmf.ddb/ddb_nd4h-tt_reves_vid2_0c.dmf.ddb/ddb_nd4h-tt_reves_vid2_100c.dmf.ddb/ddb_nd4h-tt_reves_vid2_110c.dmf.ddb/ddb_nd4h-tt_reves_vid2_125c.dmf.ddb/ddb_nd4h-tt_reves_vid2_n40c.dmf.ddb/ddb_nd4h-tt_reves_vid3a_0c.dmf.ddb/ddb_nd4h-tt_reves_vid3a_100c.dmf.ddb/ddb_nd4h-tt_reves_vid3a_110c.dmf.ddb/ddb_nd4h-tt_reves_vid3a_125c.dmf.ddb/ddb_nd4h-tt_reves_vid3a_n40c.dmf.ddb/ddb_nd4h-tt_revesa_800mv_0c.dmf.ddb/ddb_nd4h-tt_revesa_800mv_100c.dmf.ddb/ddb_nd4h-tt_revesa_800mv_110c.dmf.ddb/ddb_nd4h-tt_revesa_800mv_125c.dmf.ddb/ddb_nd4h-tt_revesa_800mv_n40c.dmf.ddb/ddb_nd4h-tt_revesa_850mv_0c.dmf.ddb/ddb_nd4h-tt_revesa_850mv_100c.dmf.ddb/ddb_nd4h-tt_revesa_850mv_110c.dmf.ddb/ddb_nd4h-tt_revesa_850mv_125c.dmf.ddb/ddb_nd4h-tt_revesa_850mv_n40c.dmf.ddb/ddb_nd4h-tt_revesa_900mv_0c.dmf.ddb/ddb_nd4h-tt_revesa_900mv_100c.dmf.ddb/ddb_nd4h-tt_revesa_900mv_110c.dmf.ddb/ddb_nd4h-tt_revesa_900mv_125c.dmf.ddb/ddb_nd4h-tt_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-tt_revesa_vid2_0c.dmf.ddb/ddb_nd4h-tt_revesa_vid2_100c.dmf.ddb/ddb_nd4h-tt_revesa_vid2_110c.dmf.ddb/ddb_nd4h-tt_revesa_vid2_125c.dmf.ddb/ddb_nd4h-tt_revesa_vid2_n40c.dmf.ddb/ddb_nd4h-tt_revesa_vid3a_0c.dmf.ddb/ddb_nd4h-tt_revesa_vid3a_100c.dmf.ddb/ddb_nd4h-tt_revesa_vid3a_110c.dmf.ddb/ddb_nd4h-tt_revesa_vid3a_125c.dmf.ddb/ddb_nd4h-tt_revesa_vid3a_n40c.dmf.ddb/ddb_nd4h-tt_revprod_800mv_0c.dmf.ddb/ddb_nd4h-tt_revprod_800mv_100c.dmf.ddb/ddb_nd4h-tt_revprod_800mv_110c.dmf.ddb/ddb_nd4h-tt_revprod_800mv_125c.dmf.ddb/ddb_nd4h-tt_revprod_800mv_n40c.dmf.ddb/ddb_nd4h-tt_revprod_850mv_0c.dmf.ddb/ddb_nd4h-tt_revprod_850mv_100c.dmf.ddb/ddb_nd4h-tt_revprod_850mv_110c.dmf.ddb/ddb_nd4h-tt_revprod_850mv_125c.dmf.ddb/ddb_nd4h-tt_revprod_850mv_n40c.dmf.ddb/ddb_nd4h-tt_revprod_900mv_0c.dmf.ddb/ddb_nd4h-tt_revprod_900mv_100c.dmf.ddb/ddb_nd4h-tt_revprod_900mv_110c.dmf.ddb/ddb_nd4h-tt_revprod_900mv_125c.dmf.ddb/ddb_nd4h-tt_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-tt_revprod_vid2_0c.dmf.ddb/ddb_nd4h-tt_revprod_vid2_100c.dmf.ddb/ddb_nd4h-tt_revprod_vid2_110c.dmf.ddb/ddb_nd4h-tt_revprod_vid2_125c.dmf.ddb/ddb_nd4h-tt_revprod_vid2_n40c.dmf.ddb/ddb_nd4h-tt_revprod_vid3a_0c.dmf.ddb/ddb_nd4h-tt_revprod_vid3a_100c.dmf.ddb/ddb_nd4h-tt_revprod_vid3a_110c.dmf.ddb/ddb_nd4h-tt_revprod_vid3a_125c.dmf.ddb/ddb_nd4h-tt_revprod_vid3a_n40c.dmf.ddb/ddb_nd4h-ttbin_reva_800mv_0c.dmf.ddb/ddb_nd4h-ttbin_reva_800mv_100c.dmf.ddb/ddb_nd4h-ttbin_reva_800mv_110c.dmf.ddb/ddb_nd4h-ttbin_reva_800mv_125c.dmf.ddb/ddb_nd4h-ttbin_reva_800mv_n40c.dmf.ddb/ddb_nd4h-ttbin_reva_850mv_0c.dmf.ddb/ddb_nd4h-ttbin_reva_850mv_100c.dmf.ddb/ddb_nd4h-ttbin_reva_850mv_110c.dmf.ddb/ddb_nd4h-ttbin_reva_850mv_125c.dmf.ddb/ddb_nd4h-ttbin_reva_850mv_n40c.dmf.ddb/ddb_nd4h-ttbin_reva_900mv_0c.dmf.ddb/ddb_nd4h-ttbin_reva_900mv_100c.dmf.ddb/ddb_nd4h-ttbin_reva_900mv_110c.dmf.ddb/ddb_nd4h-ttbin_reva_900mv_125c.dmf.ddb/ddb_nd4h-ttbin_reva_900mv_n40c.dmf.ddb/ddb_nd4h-ttbin_reva_vid2_0c.dmf.ddb/ddb_nd4h-ttbin_reva_vid2_100c.dmf.ddb/ddb_nd4h-ttbin_reva_vid2_110c.dmf.ddb/ddb_nd4h-ttbin_reva_vid2_125c.dmf.ddb/ddb_nd4h-ttbin_reva_vid2_n40c.dmf.ddb/ddb_nd4h-ttbin_reva_vid3a_0c.dmf.ddb/ddb_nd4h-ttbin_reva_vid3a_100c.dmf.ddb/ddb_nd4h-ttbin_reva_vid3a_110c.dmf.ddb/ddb_nd4h-ttbin_reva_vid3a_125c.dmf.ddb/ddb_nd4h-ttbin_reva_vid3a_n40c.dmf.ddb/ddb_nd4h-ttbin_revb_800mv_0c.dmf.ddb/ddb_nd4h-ttbin_revb_800mv_100c.dmf.ddb/ddb_nd4h-ttbin_revb_800mv_110c.dmf.ddb/ddb_nd4h-ttbin_revb_800mv_125c.dmf.ddb/ddb_nd4h-ttbin_revb_800mv_n40c.dmf.ddb/ddb_nd4h-ttbin_revb_850mv_0c.dmf.ddb/ddb_nd4h-ttbin_revb_850mv_100c.dmf.ddb/ddb_nd4h-ttbin_revb_850mv_110c.dmf.ddb/ddb_nd4h-ttbin_revb_850mv_125c.dmf.ddb/ddb_nd4h-ttbin_revb_850mv_n40c.dmf.ddb/ddb_nd4h-ttbin_revb_900mv_0c.dmf.ddb/ddb_nd4h-ttbin_revb_900mv_100c.dmf.ddb/ddb_nd4h-ttbin_revb_900mv_110c.dmf.ddb/ddb_nd4h-ttbin_revb_900mv_125c.dmf.ddb/ddb_nd4h-ttbin_revb_900mv_n40c.dmf.ddb/ddb_nd4h-ttbin_revb_vid2_0c.dmf.ddb/ddb_nd4h-ttbin_revb_vid2_100c.dmf.ddb/ddb_nd4h-ttbin_revb_vid2_110c.dmf.ddb/ddb_nd4h-ttbin_revb_vid2_125c.dmf.ddb/ddb_nd4h-ttbin_revb_vid2_n40c.dmf.ddb/ddb_nd4h-ttbin_revb_vid3a_0c.dmf.ddb/ddb_nd4h-ttbin_revb_vid3a_100c.dmf.ddb/ddb_nd4h-ttbin_revb_vid3a_110c.dmf.ddb/ddb_nd4h-ttbin_revb_vid3a_125c.dmf.ddb/ddb_nd4h-ttbin_revb_vid3a_n40c.dmf.ddb/ddb_nd4h-ttbin_reves_800mv_0c.dmf.ddb/ddb_nd4h-ttbin_reves_800mv_100c.dmf.ddb/ddb_nd4h-ttbin_reves_800mv_110c.dmf.ddb/ddb_nd4h-ttbin_reves_800mv_125c.dmf.ddb/ddb_nd4h-ttbin_reves_800mv_n40c.dmf.ddb/ddb_nd4h-ttbin_reves_850mv_0c.dmf.ddb/ddb_nd4h-ttbin_reves_850mv_100c.dmf.ddb/ddb_nd4h-ttbin_reves_850mv_110c.dmf.ddb/ddb_nd4h-ttbin_reves_850mv_125c.dmf.ddb/ddb_nd4h-ttbin_reves_850mv_n40c.dmf.ddb/ddb_nd4h-ttbin_reves_900mv_0c.dmf.ddb/ddb_nd4h-ttbin_reves_900mv_100c.dmf.ddb/ddb_nd4h-ttbin_reves_900mv_110c.dmf.ddb/ddb_nd4h-ttbin_reves_900mv_125c.dmf.ddb/ddb_nd4h-ttbin_reves_900mv_n40c.dmf.ddb/ddb_nd4h-ttbin_reves_vid2_0c.dmf.ddb/ddb_nd4h-ttbin_reves_vid2_100c.dmf.ddb/ddb_nd4h-ttbin_reves_vid2_110c.dmf.ddb/ddb_nd4h-ttbin_reves_vid2_125c.dmf.ddb/ddb_nd4h-ttbin_reves_vid2_n40c.dmf.ddb/ddb_nd4h-ttbin_reves_vid3a_0c.dmf.ddb/ddb_nd4h-ttbin_reves_vid3a_100c.dmf.ddb/ddb_nd4h-ttbin_reves_vid3a_110c.dmf.ddb/ddb_nd4h-ttbin_reves_vid3a_125c.dmf.ddb/ddb_nd4h-ttbin_reves_vid3a_n40c.dmf.ddb/ddb_nd4h-ttbin_revesa_800mv_0c.dmf.ddb/ddb_nd4h-ttbin_revesa_800mv_100c.dmf.ddb/ddb_nd4h-ttbin_revesa_800mv_110c.dmf.ddb/ddb_nd4h-ttbin_revesa_800mv_125c.dmf.ddb/ddb_nd4h-ttbin_revesa_800mv_n40c.dmf.ddb/ddb_nd4h-ttbin_revesa_850mv_0c.dmf.ddb/ddb_nd4h-ttbin_revesa_850mv_100c.dmf.ddb/ddb_nd4h-ttbin_revesa_850mv_110c.dmf.ddb/ddb_nd4h-ttbin_revesa_850mv_125c.dmf.ddb/ddb_nd4h-ttbin_revesa_850mv_n40c.dmf.ddb/ddb_nd4h-ttbin_revesa_900mv_0c.dmf.ddb/ddb_nd4h-ttbin_revesa_900mv_100c.dmf.ddb/ddb_nd4h-ttbin_revesa_900mv_110c.dmf.ddb/ddb_nd4h-ttbin_revesa_900mv_125c.dmf.ddb/ddb_nd4h-ttbin_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-ttbin_revesa_vid2_0c.dmf.ddb/ddb_nd4h-ttbin_revesa_vid2_100c.dmf.ddb/ddb_nd4h-ttbin_revesa_vid2_110c.dmf.ddb/ddb_nd4h-ttbin_revesa_vid2_125c.dmf.ddb/ddb_nd4h-ttbin_revesa_vid2_n40c.dmf.ddb/ddb_nd4h-ttbin_revesa_vid3a_0c.dmf.ddb/ddb_nd4h-ttbin_revesa_vid3a_100c.dmf.ddb/ddb_nd4h-ttbin_revesa_vid3a_110c.dmf.ddb/ddb_nd4h-ttbin_revesa_vid3a_125c.dmf.ddb/ddb_nd4h-ttbin_revesa_vid3a_n40c.dmf.ddb/ddb_nd4h-ttbin_revprod_800mv_0c.dmf.ddb/ddb_nd4h-ttbin_revprod_800mv_100c.dmf.ddb/ddb_nd4h-ttbin_revprod_800mv_110c.dmf.ddb/ddb_nd4h-ttbin_revprod_800mv_125c.dmf.ddb/ddb_nd4h-ttbin_revprod_800mv_n40c.dmf.ddb/ddb_nd4h-ttbin_revprod_850mv_0c.dmf.ddb/ddb_nd4h-ttbin_revprod_850mv_100c.dmf.ddb/ddb_nd4h-ttbin_revprod_850mv_110c.dmf.ddb/ddb_nd4h-ttbin_revprod_850mv_125c.dmf.ddb/ddb_nd4h-ttbin_revprod_850mv_n40c.dmf.ddb/ddb_nd4h-ttbin_revprod_900mv_0c.dmf.ddb/ddb_nd4h-ttbin_revprod_900mv_100c.dmf.ddb/ddb_nd4h-ttbin_revprod_900mv_110c.dmf.ddb/ddb_nd4h-ttbin_revprod_900mv_125c.dmf.ddb/ddb_nd4h-ttbin_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-ttbin_revprod_vid2_0c.dmf.ddb/ddb_nd4h-ttbin_revprod_vid2_100c.dmf.ddb/ddb_nd4h-ttbin_revprod_vid2_110c.dmf.ddb/ddb_nd4h-ttbin_revprod_vid2_125c.dmf.ddb/ddb_nd4h-ttbin_revprod_vid2_n40c.dmf.ddb/ddb_nd4h-ttbin_revprod_vid3a_0c.dmf.ddb/ddb_nd4h-ttbin_revprod_vid3a_100c.dmf.ddb/ddb_nd4h-ttbin_revprod_vid3a_110c.dmf.ddb/ddb_nd4h-ttbin_revprod_vid3a_125c.dmf.ddb/ddb_nd4h-ttbin_revprod_vid3a_n40c.dmf.ddb/ddb_nd4h-ttscaled_reva_800mv_0c.dmf.ddb/ddb_nd4h-ttscaled_reva_800mv_100c.dmf.ddb/ddb_nd4h-ttscaled_reva_800mv_110c.dmf.ddb/ddb_nd4h-ttscaled_reva_800mv_125c.dmf.ddb/ddb_nd4h-ttscaled_reva_800mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_reva_850mv_0c.dmf.ddb/ddb_nd4h-ttscaled_reva_850mv_100c.dmf.ddb/ddb_nd4h-ttscaled_reva_850mv_110c.dmf.ddb/ddb_nd4h-ttscaled_reva_850mv_125c.dmf.ddb/ddb_nd4h-ttscaled_reva_850mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_reva_900mv_0c.dmf.ddb/ddb_nd4h-ttscaled_reva_900mv_100c.dmf.ddb/ddb_nd4h-ttscaled_reva_900mv_110c.dmf.ddb/ddb_nd4h-ttscaled_reva_900mv_125c.dmf.ddb/ddb_nd4h-ttscaled_reva_900mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_reva_vid2_0c.dmf.ddb/ddb_nd4h-ttscaled_reva_vid2_100c.dmf.ddb/ddb_nd4h-ttscaled_reva_vid2_110c.dmf.ddb/ddb_nd4h-ttscaled_reva_vid2_125c.dmf.ddb/ddb_nd4h-ttscaled_reva_vid2_n40c.dmf.ddb/ddb_nd4h-ttscaled_reva_vid3a_0c.dmf.ddb/ddb_nd4h-ttscaled_reva_vid3a_100c.dmf.ddb/ddb_nd4h-ttscaled_reva_vid3a_110c.dmf.ddb/ddb_nd4h-ttscaled_reva_vid3a_125c.dmf.ddb/ddb_nd4h-ttscaled_reva_vid3a_n40c.dmf.ddb/ddb_nd4h-ttscaled_revb_800mv_0c.dmf.ddb/ddb_nd4h-ttscaled_revb_800mv_100c.dmf.ddb/ddb_nd4h-ttscaled_revb_800mv_110c.dmf.ddb/ddb_nd4h-ttscaled_revb_800mv_125c.dmf.ddb/ddb_nd4h-ttscaled_revb_800mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_revb_850mv_0c.dmf.ddb/ddb_nd4h-ttscaled_revb_850mv_100c.dmf.ddb/ddb_nd4h-ttscaled_revb_850mv_110c.dmf.ddb/ddb_nd4h-ttscaled_revb_850mv_125c.dmf.ddb/ddb_nd4h-ttscaled_revb_850mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_revb_900mv_0c.dmf.ddb/ddb_nd4h-ttscaled_revb_900mv_100c.dmf.ddb/ddb_nd4h-ttscaled_revb_900mv_110c.dmf.ddb/ddb_nd4h-ttscaled_revb_900mv_125c.dmf.ddb/ddb_nd4h-ttscaled_revb_900mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_revb_vid2_0c.dmf.ddb/ddb_nd4h-ttscaled_revb_vid2_100c.dmf.ddb/ddb_nd4h-ttscaled_revb_vid2_110c.dmf.ddb/ddb_nd4h-ttscaled_revb_vid2_125c.dmf.ddb/ddb_nd4h-ttscaled_revb_vid2_n40c.dmf.ddb/ddb_nd4h-ttscaled_revb_vid3a_0c.dmf.ddb/ddb_nd4h-ttscaled_revb_vid3a_100c.dmf.ddb/ddb_nd4h-ttscaled_revb_vid3a_110c.dmf.ddb/ddb_nd4h-ttscaled_revb_vid3a_125c.dmf.ddb/ddb_nd4h-ttscaled_revb_vid3a_n40c.dmf.ddb/ddb_nd4h-ttscaled_reves_800mv_0c.dmf.ddb/ddb_nd4h-ttscaled_reves_800mv_100c.dmf.ddb/ddb_nd4h-ttscaled_reves_800mv_110c.dmf.ddb/ddb_nd4h-ttscaled_reves_800mv_125c.dmf.ddb/ddb_nd4h-ttscaled_reves_800mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_reves_850mv_0c.dmf.ddb/ddb_nd4h-ttscaled_reves_850mv_100c.dmf.ddb/ddb_nd4h-ttscaled_reves_850mv_110c.dmf.ddb/ddb_nd4h-ttscaled_reves_850mv_125c.dmf.ddb/ddb_nd4h-ttscaled_reves_850mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_reves_900mv_0c.dmf.ddb/ddb_nd4h-ttscaled_reves_900mv_100c.dmf.ddb/ddb_nd4h-ttscaled_reves_900mv_110c.dmf.ddb/ddb_nd4h-ttscaled_reves_900mv_125c.dmf.ddb/ddb_nd4h-ttscaled_reves_900mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_reves_vid2_0c.dmf.ddb/ddb_nd4h-ttscaled_reves_vid2_100c.dmf.ddb/ddb_nd4h-ttscaled_reves_vid2_110c.dmf.ddb/ddb_nd4h-ttscaled_reves_vid2_125c.dmf.ddb/ddb_nd4h-ttscaled_reves_vid2_n40c.dmf.ddb/ddb_nd4h-ttscaled_reves_vid3a_0c.dmf.ddb/ddb_nd4h-ttscaled_reves_vid3a_100c.dmf.ddb/ddb_nd4h-ttscaled_reves_vid3a_110c.dmf.ddb/ddb_nd4h-ttscaled_reves_vid3a_125c.dmf.ddb/ddb_nd4h-ttscaled_reves_vid3a_n40c.dmf.ddb/ddb_nd4h-ttscaled_revesa_800mv_0c.dmf.ddb/ddb_nd4h-ttscaled_revesa_800mv_100c.dmf.ddb/ddb_nd4h-ttscaled_revesa_800mv_110c.dmf.ddb/ddb_nd4h-ttscaled_revesa_800mv_125c.dmf.ddb/ddb_nd4h-ttscaled_revesa_800mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_revesa_850mv_0c.dmf.ddb/ddb_nd4h-ttscaled_revesa_850mv_100c.dmf.ddb/ddb_nd4h-ttscaled_revesa_850mv_110c.dmf.ddb/ddb_nd4h-ttscaled_revesa_850mv_125c.dmf.ddb/ddb_nd4h-ttscaled_revesa_850mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_revesa_900mv_0c.dmf.ddb/ddb_nd4h-ttscaled_revesa_900mv_100c.dmf.ddb/ddb_nd4h-ttscaled_revesa_900mv_110c.dmf.ddb/ddb_nd4h-ttscaled_revesa_900mv_125c.dmf.ddb/ddb_nd4h-ttscaled_revesa_900mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_revesa_vid2_0c.dmf.ddb/ddb_nd4h-ttscaled_revesa_vid2_100c.dmf.ddb/ddb_nd4h-ttscaled_revesa_vid2_110c.dmf.ddb/ddb_nd4h-ttscaled_revesa_vid2_125c.dmf.ddb/ddb_nd4h-ttscaled_revesa_vid2_n40c.dmf.ddb/ddb_nd4h-ttscaled_revesa_vid3a_0c.dmf.ddb/ddb_nd4h-ttscaled_revesa_vid3a_100c.dmf.ddb/ddb_nd4h-ttscaled_revesa_vid3a_110c.dmf.ddb/ddb_nd4h-ttscaled_revesa_vid3a_125c.dmf.ddb/ddb_nd4h-ttscaled_revesa_vid3a_n40c.dmf.ddb/ddb_nd4h-ttscaled_revprod_800mv_0c.dmf.ddb/ddb_nd4h-ttscaled_revprod_800mv_100c.dmf.ddb/ddb_nd4h-ttscaled_revprod_800mv_110c.dmf.ddb/ddb_nd4h-ttscaled_revprod_800mv_125c.dmf.ddb/ddb_nd4h-ttscaled_revprod_800mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_revprod_850mv_0c.dmf.ddb/ddb_nd4h-ttscaled_revprod_850mv_100c.dmf.ddb/ddb_nd4h-ttscaled_revprod_850mv_110c.dmf.ddb/ddb_nd4h-ttscaled_revprod_850mv_125c.dmf.ddb/ddb_nd4h-ttscaled_revprod_850mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_revprod_900mv_0c.dmf.ddb/ddb_nd4h-ttscaled_revprod_900mv_100c.dmf.ddb/ddb_nd4h-ttscaled_revprod_900mv_110c.dmf.ddb/ddb_nd4h-ttscaled_revprod_900mv_125c.dmf.ddb/ddb_nd4h-ttscaled_revprod_900mv_n40c.dmf.ddb/ddb_nd4h-ttscaled_revprod_vid2_0c.dmf.ddb/ddb_nd4h-ttscaled_revprod_vid2_100c.dmf.ddb/ddb_nd4h-ttscaled_revprod_vid2_110c.dmf.ddb/ddb_nd4h-ttscaled_revprod_vid2_125c.dmf.ddb/ddb_nd4h-ttscaled_revprod_vid2_n40c.dmf.ddb/ddb_nd4h-ttscaled_revprod_vid3a_0c.dmf.ddb/ddb_nd4h-ttscaled_revprod_vid3a_100c.dmf.ddb/ddb_nd4h-ttscaled_revprod_vid3a_110c.dmf.ddb/ddb_nd4h-ttscaled_revprod_vid3a_125c.dmf.ddb/ddb_nd4h-ttscaled_revprod_vid3a_n40c.dmf.ddb/ddb_nd4h.translate.pb/ddb_nd4h_ares.ddb/ddb_nd4h_asmm.ddb/ddb_nd4h_b_e_mx_es_hdr.ddb/ddb_nd4h_b_e_mx_es_pad.ddb/ddb_nd4h_b_e_mx_esfbga2912c_pkg.ddb/ddb_nd4h_b_e_mx_hdr.ddb/ddb_nd4h_b_e_mx_pad.ddb/ddb_nd4h_b_e_mx_v_es_hdr.ddb/ddb_nd4h_b_e_mx_v_es_pad.ddb/ddb_nd4h_b_e_mx_v_esfbga2912c_pkg.ddb/ddb_nd4h_b_e_mx_v_hdr.ddb/ddb_nd4h_b_e_mx_v_pad.ddb/ddb_nd4h_b_e_mx_vfbga2912c_pkg.ddb/ddb_nd4h_b_e_mxfbga2912c_pkg.ddb/ddb_nd4h_b_h_mx_es_ehip_gui_pad_info.json/ddb_nd4h_b_h_mx_es_gui_pad_info.json/ddb_nd4h_b_h_mx_es_hdr.ddb/ddb_nd4h_b_h_mx_es_pad.ddb/ddb_nd4h_b_h_mx_esfbga2597a_pkg.ddb/ddb_nd4h_b_h_mx_esfbga2597b_pkg.ddb/ddb_nd4h_b_h_mx_hdr.ddb/ddb_nd4h_b_h_mx_pad.ddb/ddb_nd4h_b_h_mx_v_es_hdr.ddb/ddb_nd4h_b_h_mx_v_es_pad.ddb/ddb_nd4h_b_h_mx_v_esfbga2597a_pkg.ddb/ddb_nd4h_b_h_mx_v_hdr.ddb/ddb_nd4h_b_h_mx_v_pad.ddb/ddb_nd4h_b_h_mx_vfbga2597a_pkg.ddb/ddb_nd4h_b_h_mx_vfbga2597b_pkg.ddb/ddb_nd4h_b_h_mxfbga2597a_pkg.ddb/ddb_nd4h_b_h_mxfbga2597b_pkg.ddb/ddb_nd4h_bcm_asm_data.ddb/ddb_nd4h_bcm_device.ddb/ddb_nd4h_bcm_floorplan.ddb/ddb_nd4h_bcm_powerdown.ddb/ddb_nd4h_bpm_15_es_hdr.ddb/ddb_nd4h_bpm_15_es_pad.ddb/ddb_nd4h_bpm_15_esfbga2254_pkg.ddb/ddb_nd4h_bpm_20_es_hdr.ddb/ddb_nd4h_bpm_20_es_pad.ddb/ddb_nd4h_bpm_20_esfbga2217_pkg.ddb/ddb_nd4h_bpm_2217_pad.ddb/ddb_nd4h_bpm_es_hdr.ddb/ddb_nd4h_bpm_es_pad.ddb/ddb_nd4h_bpm_esfbga2254_pkg.ddb/ddb_nd4h_bpm_hdr.ddb/ddb_nd4h_bpm_pad.ddb/ddb_nd4h_bpmfbga2217_pkg.ddb/ddb_nd4h_c_h_mx_es_hdr.ddb/ddb_nd4h_c_h_mx_es_pad.ddb/ddb_nd4h_c_h_mx_esfbga2597c_pkg.ddb/ddb_nd4h_c_h_mx_hdr.ddb/ddb_nd4h_c_h_mx_pad.ddb/ddb_nd4h_c_h_mx_v_es_hdr.ddb/ddb_nd4h_c_h_mx_v_es_pad.ddb/ddb_nd4h_c_h_mx_v_esfbga2597c_pkg.ddb/ddb_nd4h_c_h_mx_v_hdr.ddb/ddb_nd4h_c_h_mx_v_pad.ddb/ddb_nd4h_c_h_mx_vfbga2597c_pkg.ddb/ddb_nd4h_c_h_mxfbga2597c_pkg.ddb/ddb_nd4h_clock_util.bdb/ddb_nd4h_constra.ddb/ddb_nd4h_constra_ttk.ddb/ddb_nd4h_crosstalk_uisf_crosstalk.ddb/ddb_nd4h_die_comb.ddb/ddb_nd4h_dspf_route_info_manager_default.ddb/ddb_nd4h_dspf_route_info_manager_nadder_clkredct.ddb/ddb_nd4h_dspf_route_info_manager_nadder_clocks.ddb/ddb_nd4h_dspf_route_info_manager_nadder_crete.ddb/ddb_nd4h_dspf_route_info_manager_nadder_lab_dsp_carry_chain.ddb/ddb_nd4h_dspf_route_info_manager_nadder_red_tax.ddb/ddb_nd4h_dspf_route_info_manager_nadder_redundancy.ddb/ddb_nd4h_dspf_route_info_manager_nadder_redundancy_print.ddb/ddb_nd4h_dspf_route_info_manager_nadder_ufict.ddb/ddb_nd4h_dspf_routing_models_common.mdb/ddb_nd4h_dspf_routing_models_prcf.mdb/ddb_nd4h_dspf_routing_models_prcf2.mdb/ddb_nd4h_dspf_routing_models_prcs.mdb/ddb_nd4h_dspf_routing_models_prcs2.mdb/ddb_nd4h_dspf_routing_models_tttt.mdb/ddb_nd4h_dspf_routing_models_tttt2.mdb/ddb_nd4h_e_c2ea_pad.ddb/ddb_nd4h_e_c2eb_c3a_pad.ddb/ddb_nd4h_e_gt_ehip_gui_pad_info.json/ddb_nd4h_e_gt_es_hdr.ddb/ddb_nd4h_e_gt_es_pad.ddb/ddb_nd4h_e_gt_esfbga2397c_pkg.ddb/ddb_nd4h_e_gt_gui_pad_info.json/ddb_nd4h_e_gt_hdr.ddb/ddb_nd4h_e_gt_pad.ddb/ddb_nd4h_e_gt_v_hdr.ddb/ddb_nd4h_e_gt_v_pad.ddb/ddb_nd4h_e_gt_vfbga2112b_pkg.ddb/ddb_nd4h_e_gt_vfbga2397c_pkg.ddb/ddb_nd4h_e_gtfbga2112b_pkg.ddb/ddb_nd4h_e_gtfbga2397c_pkg.ddb/ddb_nd4h_ehip_gui_pad_info.json/ddb_nd4h_gid_database.ddb/ddb_nd4h_gui_pad_info.json/ddb_nd4h_h_c2ea_pad.ddb/ddb_nd4h_h_gx_eccn_hdr.ddb/ddb_nd4h_h_gx_eccn_pad.ddb/ddb_nd4h_h_gx_eccnfbga1760_pkg.ddb/ddb_nd4h_h_gx_hdr.ddb/ddb_nd4h_h_gx_pad.ddb/ddb_nd4h_h_gx_v_eccn_hdr.ddb/ddb_nd4h_h_gx_v_eccn_pad.ddb/ddb_nd4h_h_gx_v_eccnfbga1760_pkg.ddb/ddb_nd4h_h_gx_v_hdr.ddb/ddb_nd4h_h_gx_v_pad.ddb/ddb_nd4h_h_gx_vfbga1760_pkg.ddb/ddb_nd4h_h_gx_vfbga2397b_pkg.ddb/ddb_nd4h_h_gxfbga1760_pkg.ddb/ddb_nd4h_h_gxfbga2397b_pkg.ddb/ddb_nd4h_h_pad.ddb/ddb_nd4h_hdr.ddb/ddb_nd4h_info_counts.ddb/ddb_nd4h_k_e_mx_es_hdr.ddb/ddb_nd4h_k_e_mx_es_pad.ddb/ddb_nd4h_k_e_mx_esfbga2912c_pkg.ddb/ddb_nd4h_k_e_mx_hdr.ddb/ddb_nd4h_k_e_mx_pad.ddb/ddb_nd4h_k_e_mxfbga2912c_pkg.ddb/ddb_nd4h_k_h_mx_es_hdr.ddb/ddb_nd4h_k_h_mx_es_pad.ddb/ddb_nd4h_k_h_mx_esfbga2597a_pkg.ddb/ddb_nd4h_k_h_mx_esfbga2597b_pkg.ddb/ddb_nd4h_k_h_mx_hdr.ddb/ddb_nd4h_k_h_mx_i1_hdr.ddb/ddb_nd4h_k_h_mx_i1_pad.ddb/ddb_nd4h_k_h_mx_i1fbga2597a_pkg.ddb/ddb_nd4h_k_h_mx_i1fbga2597b_pkg.ddb/ddb_nd4h_k_h_mx_pad.ddb/ddb_nd4h_k_h_mx_v_es_hdr.ddb/ddb_nd4h_k_h_mx_v_es_pad.ddb/ddb_nd4h_k_h_mx_v_esfbga2597a_pkg.ddb/ddb_nd4h_k_h_mx_v_hdr.ddb/ddb_nd4h_k_h_mx_v_pad.ddb/ddb_nd4h_k_h_mx_vfbga2597a_pkg.ddb/ddb_nd4h_k_h_mxfbga2597a_pkg.ddb/ddb_nd4h_k_h_mxfbga2597b_pkg.ddb/ddb_nd4h_l_h_mx_es_hdr.ddb/ddb_nd4h_l_h_mx_es_pad.ddb/ddb_nd4h_l_h_mx_esfbga2597c_pkg.ddb/ddb_nd4h_l_h_mx_hdr.ddb/ddb_nd4h_l_h_mx_pad.ddb/ddb_nd4h_l_h_mx_v_es_hdr.ddb/ddb_nd4h_l_h_mx_v_es_pad.ddb/ddb_nd4h_l_h_mx_v_esfbga2597c_pkg.ddb/ddb_nd4h_l_h_mx_v_hdr.ddb/ddb_nd4h_l_h_mx_v_pad.ddb/ddb_nd4h_l_h_mx_vfbga2597c_pkg.ddb/ddb_nd4h_l_h_mxfbga2597c_pkg.ddb/ddb_nd4h_p_c3a_pad.ddb/ddb_nd4h_p_dx_ehip_gui_pad_info.json/ddb_nd4h_p_dx_gui_pad_info.json/ddb_nd4h_p_dx_hdr.ddb/ddb_nd4h_p_dx_pad.ddb/ddb_nd4h_p_dxfbga2597d_pkg.ddb/ddb_nd4h_pad.ddb/ddb_nd4h_place.ddb/ddb_nd4h_routing.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_ff_spd_0_bin1_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_ff_spd_100_bin1_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_tt_spd_0_bin1_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin1_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_chainingCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_ff_spd_0_bin1_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_ff_spd_100_bin1_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_tt_spd_0_bin1_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin1_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_clkredCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_ff_hold_125_bin2s_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_ff_hold_m40_bin2s_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_ff_m40.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_ff_spd_0_bin1_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_ff_spd_100_bin1_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_ff_hold_125_bin2s_pisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_ff_hold_m40_bin2s_pifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_ff_spd_0_bin1_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_ff_spd_100_bin1_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin2v_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_ss_spd_0_bin3v_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin2v_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_ss_spd_100_bin3v_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_tt_spd_0_bin1_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin1_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin2s_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_tt_spd_100_bin3ll_spisf.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin2s_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_redCT_tt_spd_m40_bin3ll_spifs.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_red_tax.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_red_tax_revesa.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_ss_m40.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_ss_spd_0_bin2v_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_ss_spd_0_bin3v_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_ss_spd_100_bin2v_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_ss_spd_100_bin3v_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_tblp.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_tt_spd_0_bin1_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_tt_spd_100_bin1_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_tt_spd_100_bin2s_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_tt_spd_100_bin3ll_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_tt_spd_m40_bin2s_unscaled.ddb/ddb_nd4h_timing_routing_delays_physrep_delays_tt_spd_m40_bin3ll_unscaled.ddb/ddb_nd4hfbga2397v_pkg.ddb/ddb_nd4hfbga2597a_pkg.ddb/ddb_nd4hfbga2597b_pkg.ddb/ddb_nd4hfbga2597c_pkg.ddb/ddb_nd4hufind4h_uibb_portmap.ddb/ddb_nd4hufind4h_uibt_portmap.ddb/ddb_prsec_ctn.ddb/ddb_u2b2_generic_hipi_util_sql.db/ddb_u2b2_generic_lab_utils_sql.db/msf_meta.pb/nd4h_b_e_mx_es_fbga_2912_c_uidb.json/nd4h_b_e_mx_fbga_2912_c_uidb.json/nd4h_b_h_mx_es_fbga_2597_a_uidb.json/nd4h_b_h_mx_es_fbga_2597_b_uidb.json/nd4h_b_h_mx_es_fbga_2597_c_uidb.json/nd4h_b_h_mx_fbga_2597_a_uidb.json/nd4h_b_h_mx_fbga_2597_b_uidb.json/nd4h_b_h_mx_fbga_2597_c_uidb.json/nd4h_bpm_es_fbga_2254__uidb.json/nd4h_bpm_fbga_2217__uidb.json/nd4h_e_gt_es_fbga_2397_c_uidb.json/nd4h_e_gt_fbga_2397_c_uidb.json/nd4h_fbga_2597_a_uidb.json/nd4h_fbga_2597_b_uidb.json/nd4h_fbga_2597_c_uidb.json/nd4h_h_gx_eccn_fbga_1760__uidb.json/nd4h_h_gx_fbga_1760__uidb.json/nd4h_p_dx_fbga_2597_d_uidb.json/pmsf_meta.pb/smh_meta.pb/sof_meta.pb

filetypes:
  dffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff


filetypes: fffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_jesd204/src/rx_mlpcs/s10/cadence

filenames:
[cell repeats an earlier one in this file: 182 characters]


filenames: optics_control.v/two_wire_control.v/two_wire_control_tb.sv/two_wire_iopad.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl/two_wire_serial_controller


filetypes: fffffffffffffffffffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_fft_ii/aldec/src/rtl/lib/r22sdf

filenames:
[cell repeats an earlier one in this file: 645 characters]


filetypes: ffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/avmm_bridge_512/cadence/rddm_ext_tag

filenames:
[cell repeats an earlier one in this file: 280 characters]


filenames: nios_system
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC/hardware_test_design/ip_s10


filenames: sdi_ii_colorbar_gen.v/sdi_ii_ed_vid_pattgen.v/sdi_ii_makeframe.v/sdi_ii_patho_gen.v
filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sdi_ii/sdi_ii_example_design/common/rtl/vid_pattgen


filenames: alt_vip_video_over_film.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_over_film/cadence/src_hdl


filenames: altpcie_cv_hip_avmm_hwtcl.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie/altera_pcie_cv_hip_avmm/cadence


filetypes: ffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_phy_core/constraints/acv

filenames:
[cell repeats an earlier one in this file: 129 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sld/jtag/altera_soft_core_jtag_io

filenames:
[cell repeats an earlier one in this file: 131 characters]


filenames: src_hdl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/common_hdl/synopsys/modules/alt_vip_common_clock_crossing_bridge_grey


filetypes: dddddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_mem_models

filenames:
[cell repeats an earlier one in this file: 256 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/mentor/pcs/tx

filenames:
[cell repeats an earlier one in this file: 411 characters]


filenames: inc/src
filetypes: dd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/university_program/audio_video/altera_up_avalon_character_lcd/HAL


filenames: altera_eth_xgmii_termination.v
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/cadence


filetypes: fffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/intel_pcie/mcdma/src/rx_tlp

filenames:
[cell repeats an earlier one in this file: 411 characters]


filetypes: fffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_interlaken/alt_ntrlkn_8l_3g/aldec

filenames:
[cell repeats an earlier one in this file: 1753 characters]


filetypes: ffddff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_10G_LINESIDE_1588v2/rtl/eth_traffic_controller

filenames:
[cell repeats an earlier one in this file: 146 characters]


filetypes: dffffdffffdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_wimedia_enc

filenames:
[cell repeats an earlier one in this file: 209 characters]


filetypes: fffffffffffffffffffffffffffffffffd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_ddr2_controller

filenames:
[cell repeats an earlier one in this file: 787 characters]


filenames: alt_ehipc2_lib/csr/deskew/kr/mac_adapter/pausew/rst_ctrl/top
filetypes: dddddddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc2/aldec/rtl


filenames: run_vcs.sh/run_vcsmx.sh
filetypes: ff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dynamic_reconfiguration/etile_dynamic_reconfiguration/example_design/ETH25G_PTP_RSFEC/example_testbench/synopsys


filetypes: fffffdfdd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G_1588v2

filenames:
[cell repeats an earlier one in this file: 160 characters]


filetypes: fffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sld/trace/core/altera_trace_capture_controller

filenames:
[cell repeats an earlier one in this file: 308 characters]


filetypes: ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_uflex_interlaken/uflex_ilk_mac/aldec

filenames:
[cell repeats an earlier one in this file: 2284 characters]


filetypes: fffdffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/sdi_ii/sdi_ii_example_design/common/simulation

filenames:
[cell repeats an earlier one in this file: 127 characters]


filenames: rtl
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e25s10/25g/aldec


filenames: vcs
filetypes: d
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/simulation/ed_sim/synopsys


filenames: TrafficController_1588_10g/eth_1588_traffic_controller_top.v/eth_1588_traffic_controller_top_pr.v
filetypes: dff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_10G/rtl/ethernet_traffic_controller/eth_1588_traffic_controller


filetypes: dffffddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_dvb_enc

filenames:
[cell repeats an earlier one in this file: 130 characters]


filenames: alt_e40_adapter.v/alt_e40_wide_l2if_rx_mux.v/alt_e40_wide_l2if_tx.v
filetypes: fff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e40c3/40g/synopsys/rtl/ast


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/hbm/ip_avl_ufi_adapter/mentor/rtl

filenames:
[cell repeats an earlier one in this file: 111 characters]


filetypes: fffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e100s10/100g/mentor/rtl/ast

filenames:
[cell repeats an earlier one in this file: 337 characters]


filenames: ins_tse_mac.c
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/altera_eth_tse/src/software/lib/UCOSII/src/iniche


dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_e2550/hslx/aldec

filenames:
[cell repeats an earlier one in this file: 10271 characters]

filetypes:
[cell repeats an earlier one in this file: 462 characters]


filetypes: ffffffffffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/alt_eth_40g_100g/100gbe/rtl_src/phy/synopsys/pcs/tx

filenames:
[cell repeats an earlier one in this file: 411 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/pgm/altera_asmi_parallel2/asmi_top

filenames:
[cell repeats an earlier one in this file: 143 characters]


filetypes: ffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_em10g32/example_design/LL10G_1G_2_5G_1588v2/rtl/address_decoder/ip_s10/alt_mge_rd_avmm_mux_xcvr_rcfg

filenames:
[cell repeats an earlier one in this file: 188 characters]


filetypes: ffffffff
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/ethernet/alt_ehipc3/example_project/testbench

filenames:
[cell repeats an earlier one in this file: 143 characters]


filenames: altera_xcvr_pipe.sv
filetypes: f
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/altera_pcie_pipe/xcvr_generic/mentor


filenames: aldec/alt_vip_line_stats_hw.tcl/cadence/mentor/src_hdl/synopsys
filetypes: dfdddd
dirname:
  /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_stats


dirname: /opt/intel/oneapi/intelfpgadpcpp/2021.1.1/QuartusPrimePro/20.2/quartus/common/devinfo/14nm
filenames:
  ddb_arm_meab.dxf/ddb_common_block.dxf/ddb_nadder-ff_hold_125_bin2s_qspcdata.ddb/ddb_nadder-ff_hold_m40_bin2s_qspcdata.ddb/ddb_nadder-ff_revnd7_hold_125_bin2s_qspcdata.ddb/ddb_nadder-ff_revnd7_hold_m40_bin2s_qspcdata.ddb/ddb_nadder-ff_revnd7_spd_0_bin1_qspcdata.ddb/ddb_nadder-ff_revnd7_spd_100_bin1_qspcdata.ddb/ddb_nadder-ff_revprod_hold_125_bin2s_qspcdata.ddb/ddb_nadder-ff_revprod_hold_m40_bin2s_qspcdata.ddb/ddb_nadder-ff_revprod_spd_0_bin1_qspcdata.ddb/ddb_nadder-ff_revprod_spd_100_bin1_qspcdata.ddb/ddb_nadder-ff_spd_0_bin1_qspcdata.ddb/ddb_nadder-ff_spd_100_bin1_qspcdata.ddb/ddb_nadder-ss_revnd7_spd_0_bin2v_qspcdata.ddb/ddb_nadder-ss_revnd7_spd_0_bin3v_qspcdata.ddb/ddb_nadder-ss_revnd7_spd_100_bin2v_qspcdata.ddb/ddb_nadder-ss_revnd7_spd_100_bin3v_qspcdata.ddb/ddb_nadder-ss_revprod_spd_0_bin2v_qspcdata.ddb/ddb_nadder-ss_revprod_spd_0_bin3v_qspcdata.ddb/ddb_nadder-ss_revprod_spd_100_bin2v_qspcdata.ddb/ddb_nadder-ss_revprod_spd_100_bin3v_qspcdata.ddb/ddb_nadder-ss_spd_0_bin2v_qspcdata.ddb/ddb_nadder-ss_spd_0_bin3v_qspcdata.ddb/ddb_nadder-ss_spd_100_bin2v_qspcdata.ddb/ddb_nadder-ss_spd_100_bin3v_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_0_bin1_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_100_bin1_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_100_bin2s_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_100_bin3ll_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_m40_bin2s_qspcdata.ddb/ddb_nadder-tt_revnd7_spd_m40_bin3ll_qspcdata.ddb/ddb_nadder-tt_revprod_spd_0_bin1_qspcdata.ddb/ddb_nadder-tt_revprod_spd_100_bin1_qspcdata.ddb/ddb_nadder-tt_revprod_spd_100_bin2s_qspcdata.ddb/ddb_nadder-tt_revprod_spd_100_bin3ll_qspcdata.ddb/ddb_nadder-tt_revprod_spd_m40_bin2s_qspcdata.ddb/ddb_nadder-tt_revprod_spd_m40_bin3ll_qspcdata.ddb/ddb_nadder-tt_spd_0_bin1_qspcdata.ddb/ddb_nadder-tt_spd_100_bin1_qspcdata.ddb/ddb_nadder-tt_spd_100_bin2s_qspcdata.ddb/ddb_nadder-tt_spd_100_bin3ll_qspcdata.ddb/ddb_nadder-tt_spd_m40_bin2s_qspcdata.ddb/ddb_nadder-tt_spd_m40_bin3ll_qspcdata.ddb/ddb_nadder_1_dx_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_1_dx_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_1_smart_vid_ax_a_tile_part_info.ddb/ddb_nadder_1_smart_vid_ax_hhp_a_tile_part_info.ddb/ddb_nadder_1_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_1_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_1_smart_vid_mx_e_tile_part_info.ddb/ddb_nadder_1_smart_vid_mx_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_mx_hhp_e_tile_part_info.ddb/ddb_nadder_1_smart_vid_mx_hhp_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_nx_e_tile_part_info.ddb/ddb_nadder_1_smart_vid_nx_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_nx_hhp_e_tile_part_info.ddb/ddb_nadder_1_smart_vid_nx_hhp_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_sx_l_tile_part_info.ddb/ddb_nadder_1_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_1_smart_vid_transceiver_l_tile_part_info.ddb/ddb_nadder_1_smart_vid_tx_e_tile_part_info.ddb/ddb_nadder_1_smart_vid_tx_hhp_e_tile_part_info.ddb/ddb_nadder_2_density_160_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_2_density_160_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_2_density_200_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_2_density_200_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_2_dx_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_2_dx_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_2_extra_low_sx_h_tile_part_info.ddb/ddb_nadder_2_extra_low_sx_l_tile_part_info.ddb/ddb_nadder_2_extra_low_transceiver_h_tile_part_info.ddb/ddb_nadder_2_extra_low_transceiver_l_tile_part_info.ddb/ddb_nadder_2_extra_low_tx_e_tile_part_info.ddb/ddb_nadder_2_extra_low_tx_hhp_e_tile_part_info.ddb/ddb_nadder_2_extreme_low_tx_e_tile_part_info.ddb/ddb_nadder_2_extreme_low_tx_hhp_e_tile_part_info.ddb/ddb_nadder_2_low_ax_a_tile_part_info.ddb/ddb_nadder_2_low_ax_hhp_a_tile_part_info.ddb/ddb_nadder_2_low_mx_h_tile_part_info.ddb/ddb_nadder_2_low_mx_hhp_h_tile_part_info.ddb/ddb_nadder_2_low_sx_h_tile_part_info.ddb/ddb_nadder_2_low_sx_l_tile_part_info.ddb/ddb_nadder_2_low_transceiver_e_tile_part_info.ddb/ddb_nadder_2_low_transceiver_h_tile_part_info.ddb/ddb_nadder_2_low_transceiver_l_tile_part_info.ddb/ddb_nadder_2_low_tx_e_tile_part_info.ddb/ddb_nadder_2_low_tx_hhp_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_ax_a_tile_part_info.ddb/ddb_nadder_2_smart_vid_ax_hhp_a_tile_part_info.ddb/ddb_nadder_2_smart_vid_bpm_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_mx_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_mx_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_mx_hhp_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_mx_hhp_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_nx_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_nx_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_nx_hhp_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_nx_hhp_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_sx_l_tile_part_info.ddb/ddb_nadder_2_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_2_smart_vid_transceiver_l_tile_part_info.ddb/ddb_nadder_2_smart_vid_tx_e_tile_part_info.ddb/ddb_nadder_2_smart_vid_tx_hhp_e_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_sx_l_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_transceiver_l_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_tx_e_tile_part_info.ddb/ddb_nadder_2_wider_range_smart_vid_tx_hhp_e_tile_part_info.ddb/ddb_nadder_3_density_160_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_3_density_160_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_3_density_200_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_3_density_200_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_3_dx_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_3_dx_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_3_extreme_low_sx_h_tile_part_info.ddb/ddb_nadder_3_extreme_low_sx_l_tile_part_info.ddb/ddb_nadder_3_extreme_low_transceiver_h_tile_part_info.ddb/ddb_nadder_3_extreme_low_transceiver_l_tile_part_info.ddb/ddb_nadder_3_extreme_low_tx_e_tile_part_info.ddb/ddb_nadder_3_extreme_low_tx_hhp_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_mx_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_mx_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_mx_hhp_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_mx_hhp_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_nx_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_nx_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_nx_hhp_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_nx_hhp_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_sx_l_tile_part_info.ddb/ddb_nadder_3_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_3_smart_vid_transceiver_l_tile_part_info.ddb/ddb_nadder_3_smart_vid_tx_e_tile_part_info.ddb/ddb_nadder_3_smart_vid_tx_hhp_e_tile_part_info.ddb/ddb_nadder_3_ultra_extreme_low_sx_l_tile_part_info.ddb/ddb_nadder_3_ultra_extreme_low_transceiver_l_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_dx_hhp_p_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_dx_p_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_sx_h_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_sx_l_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_transceiver_h_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_transceiver_l_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_tx_e_tile_part_info.ddb/ddb_nadder_3_wider_range_smart_vid_tx_hhp_e_tile_part_info.ddb/ddb_nadder_aiot_ff_0c_fast.sin/ddb_nadder_aiot_ff_100c_fast.sin/ddb_nadder_aiot_ff_125c_fast.sin/ddb_nadder_aiot_ff_n40c_fast.sin/ddb_nadder_aiot_ff_n55c_fast.sin/ddb_nadder_aiot_ii_0c_slow.sin/ddb_nadder_aiot_ii_100c_slow.sin/ddb_nadder_aiot_ii_125c_slow.sin/ddb_nadder_aiot_ii_n40c_slow.sin/ddb_nadder_aiot_ii_n55c_slow.sin/ddb_nadder_aiot_ss_0c_slow.sin/ddb_nadder_aiot_ss_100c_slow.sin/ddb_nadder_aiot_ss_125c_slow.sin/ddb_nadder_aiot_ss_n40c_slow.sin/ddb_nadder_aiot_ss_n55c_slow.sin/ddb_nadder_aiot_tt_0c_slow.sin/ddb_nadder_aiot_tt_100c_nom.sin/ddb_nadder_aiot_tt_100c_slow.sin/ddb_nadder_aiot_tt_125c_slow.sin/ddb_nadder_aiot_tt_25c_nom.sin/ddb_nadder_aiot_tt_n40c_slow.sin/ddb_nadder_aiot_tt_n55c_slow.sin/ddb_nadder_alm.dxf/ddb_nadder_clock_pwr.utn/ddb_nadder_clock_uncertainty.sin/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0_cc_dcm_hssi_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_dcmvseamaib0uib_cc_dcm_hssi_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_jl_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_jluib_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_kl_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd2_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_sdmjlmdnd4_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_crseam_zippermdnd0_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_aibcnoc_cc_dcm_hssi_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_aibf_cc_dcm_hssi_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_hpsio_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_iof_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_mpfeio_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dcm_sdmjl_cc_dcm_io_p2c_bf_0_common_model.ddb/ddb_nadder_dibss-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dibss-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dibss-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dibss-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dibss-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dibss-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dibss-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dibss-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dibss-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dibss-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dibss-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dibss-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dibss-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dibss-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dibss_common_model.ddb/ddb_nadder_dibss_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dibss_test-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dibss_test-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dibss_test-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dibss_test-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dibss_test-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dibss_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dibss_test-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dibss_test-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dibss_test_common_model.ddb/ddb_nadder_dsp.dxf/ddb_nadder_dsp_prime.dxf/ddb_nadder_dspsub-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dspsub-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dspsub-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dspsub-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dspsub-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dspsub-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dspsub-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dspsub-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dspsub-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dspsub_common_model.ddb/ddb_nadder_dspsub_pwr.utn/ddb_nadder_dspsubprime-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_dspsubprime-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_dspsubprime-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dspsubprime-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_dspsubprime-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_dspsubprime-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_dspsubprime-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_dspsubprime-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_dspsubprime-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_dspsubprime_common_model.ddb/ddb_nadder_dspsubprime_pwr.utn/ddb_nadder_emif_fls_e1.sin/ddb_nadder_emif_fls_e2.sin/ddb_nadder_emif_fls_e3.sin/ddb_nadder_emif_fls_i1.sin/ddb_nadder_emif_fls_i2.sin/ddb_nadder_emif_fls_i3.sin/ddb_nadder_esramspwrapper-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_esramspwrapper-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_esramspwrapper-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_esramspwrapper-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_esramspwrapper-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_esramspwrapper-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_esramspwrapper-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_esramspwrapper-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_esramspwrapper-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_esramspwrapper_common_model.ddb/ddb_nadder_fp_dsp.dxf/ddb_nadder_hbmc-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_hbmc-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_hbmc-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_hbmc-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_hbmc-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_hbmc-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_hbmc-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_hbmc-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_hbmc-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_hbmc_common_model.ddb/ddb_nadder_hbmc_nd2h-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_hbmc_nd2h-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_hbmc_nd2h-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_hbmc_nd2h-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_hbmc_nd2h-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_hbmc_nd2h-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_hbmc_nd2h-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_hbmc_nd2h_common_model.ddb/ddb_nadder_hbmc_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_hbmc_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_hbmc_test_common_model.ddb/ddb_nadder_hd_altpe3_hip_pwr.utn/ddb_nadder_hdr.ddb/ddb_nadder_hps_pwr.utn/ddb_nadder_hssi_cr_aux_bot_pwr.utn/ddb_nadder_hssi_tile_pwr.utn/ddb_nadder_ibis_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_ibis_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_ibis_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_ibis_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_ibis_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_ibis_sim_cache.900mv_tt_25c_nom.hsd/ddb_nadder_info.ddb/ddb_nadder_infomap_pwr.utn/ddb_nadder_io.dxf/ddb_nadder_io48tilelvds_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_io48tilelvds_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_io48tilelvds_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_io48tilelvds_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_io48tilelvds_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_io48tilelvds_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_io48tilelvds_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_io48tilelvds_0_common_model.ddb/ddb_nadder_io48tilelvds_0_pwr.utn/ddb_nadder_io48tilelvds_10_pwr.utn/ddb_nadder_io48tilelvds_11_pwr.utn/ddb_nadder_io48tilelvds_1_pwr.utn/ddb_nadder_io48tilelvds_2_pwr.utn/ddb_nadder_io48tilelvds_3_pwr.utn/ddb_nadder_io48tilelvds_4_pwr.utn/ddb_nadder_io48tilelvds_5_pwr.utn/ddb_nadder_io48tilelvds_6_pwr.utn/ddb_nadder_io48tilelvds_7_pwr.utn/ddb_nadder_io48tilelvds_8_pwr.utn/ddb_nadder_io48tilelvds_9_pwr.utn/ddb_nadder_io_48_lvds_tile-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_io_48_lvds_tile-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_io_48_lvds_tile-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_io_48_lvds_tile-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_io_48_lvds_tile-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_io_48_lvds_tile-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_io_48_lvds_tile-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_io_48_lvds_tile_common_model.ddb/ddb_nadder_io_48_lvds_tile_pwr.utn/ddb_nadder_io_48_lvds_tile_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_io_48_lvds_tile_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_io_48_lvds_tile_test_common_model.ddb/ddb_nadder_io_buffer_model_pwr.utn/ddb_nadder_io_group.dxf/ddb_nadder_io_sim_cache.800mv_ff_0c_fast.hsd/ddb_nadder_io_sim_cache.800mv_ff_100c_fast.hsd/ddb_nadder_io_sim_cache.800mv_ff_125c_fast.hsd/ddb_nadder_io_sim_cache.800mv_ff_n40c_fast.hsd/ddb_nadder_io_sim_cache.800mv_ff_n55c_fast.hsd/ddb_nadder_io_sim_cache.800mv_ss_0c_slow.hsd/ddb_nadder_io_sim_cache.800mv_ss_100c_slow.hsd/ddb_nadder_io_sim_cache.800mv_ss_125c_slow.hsd/ddb_nadder_io_sim_cache.800mv_ss_n40c_slow.hsd/ddb_nadder_io_sim_cache.800mv_ss_n55c_slow.hsd/ddb_nadder_io_sim_cache.850mv_ff_0c_fast.hsd/ddb_nadder_io_sim_cache.850mv_ff_100c_fast.hsd/ddb_nadder_io_sim_cache.850mv_ff_125c_fast.hsd/ddb_nadder_io_sim_cache.850mv_ff_n40c_fast.hsd/ddb_nadder_io_sim_cache.850mv_ff_n55c_fast.hsd/ddb_nadder_io_sim_cache.850mv_ii_0c_slow.hsd/ddb_nadder_io_sim_cache.850mv_ii_100c_slow.hsd/ddb_nadder_io_sim_cache.850mv_ii_125c_slow.hsd/ddb_nadder_io_sim_cache.850mv_ii_n40c_slow.hsd/ddb_nadder_io_sim_cache.850mv_ii_n55c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_io_sim_cache.900mv_ff_100c_fast.hsd/ddb_nadder_io_sim_cache.900mv_ff_125c_fast.hsd/ddb_nadder_io_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_io_sim_cache.900mv_ff_n55c_fast.hsd/ddb_nadder_io_sim_cache.900mv_ii_0c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ii_125c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ii_n40c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ii_n55c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ss_0c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ss_125c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ss_n40c_slow.hsd/ddb_nadder_io_sim_cache.900mv_ss_n55c_slow.hsd/ddb_nadder_io_sim_cache.900mv_tt_0c_slow.hsd/ddb_nadder_io_sim_cache.900mv_tt_100c_nom.hsd/ddb_nadder_io_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_io_sim_cache.900mv_tt_125c_slow.hsd/ddb_nadder_io_sim_cache.900mv_tt_n40c_slow.hsd/ddb_nadder_io_sim_cache.900mv_tt_n55c_slow.hsd/ddb_nadder_io_sim_cache.vid1_ff_0c_fast.hsd/ddb_nadder_io_sim_cache.vid1_ff_100c_fast.hsd/ddb_nadder_io_sim_cache.vid1_ff_125c_fast.hsd/ddb_nadder_io_sim_cache.vid1_ff_n40c_fast.hsd/ddb_nadder_io_sim_cache.vid1_ff_n55c_fast.hsd/ddb_nadder_io_sim_cache.vid1_tt_0c_slow.hsd/ddb_nadder_io_sim_cache.vid1_tt_100c_slow.hsd/ddb_nadder_io_sim_cache.vid1_tt_125c_slow.hsd/ddb_nadder_io_sim_cache.vid1_tt_n40c_slow.hsd/ddb_nadder_io_sim_cache.vid1_tt_n55c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ff_0c_fast.hsd/ddb_nadder_io_sim_cache.vid2_ff_100c_fast.hsd/ddb_nadder_io_sim_cache.vid2_ff_125c_fast.hsd/ddb_nadder_io_sim_cache.vid2_ff_n40c_fast.hsd/ddb_nadder_io_sim_cache.vid2_ff_n55c_fast.hsd/ddb_nadder_io_sim_cache.vid2_ii_0c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ii_100c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ii_125c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ii_n40c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ii_n55c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ss_0c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ss_100c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ss_125c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ss_n40c_slow.hsd/ddb_nadder_io_sim_cache.vid2_ss_n55c_slow.hsd/ddb_nadder_jspice_circuits.ddb/ddb_nadder_jspice_ff_0c.ddb/ddb_nadder_jspice_ff_100c.ddb/ddb_nadder_jspice_ff_125c.ddb/ddb_nadder_jspice_ff_n40c.ddb/ddb_nadder_jspice_ff_n55c.ddb/ddb_nadder_jspice_ii_0c.ddb/ddb_nadder_jspice_ii_100c.ddb/ddb_nadder_jspice_ii_125c.ddb/ddb_nadder_jspice_ii_n40c.ddb/ddb_nadder_jspice_ii_n55c.ddb/ddb_nadder_jspice_netlist_key_circuits.ddb/ddb_nadder_jspice_ss_0c.ddb/ddb_nadder_jspice_ss_100c.ddb/ddb_nadder_jspice_ss_125c.ddb/ddb_nadder_jspice_ss_n40c.ddb/ddb_nadder_jspice_ss_n55c.ddb/ddb_nadder_jspice_tt_0c.ddb/ddb_nadder_jspice_tt_100c.ddb/ddb_nadder_jspice_tt_125c.ddb/ddb_nadder_jspice_tt_25c.ddb/ddb_nadder_jspice_tt_n40c.ddb/ddb_nadder_jspice_tt_n55c.ddb/ddb_nadder_la_lab-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_lab-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_lab-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_lab-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab_common_model.ddb/ddb_nadder_la_lab_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_lab_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_lab_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab_es_common_model.ddb/ddb_nadder_la_lab_nd7-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_lab_nd7-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_lab_nd7-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_nd7-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_nd7-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_nd7-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab_nd7-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_lab_nd7_common_model.ddb/ddb_nadder_la_lab_pwr.utn/ddb_nadder_la_mlab-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_mlab-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_mlab-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab_common_model.ddb/ddb_nadder_la_mlab_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_mlab_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_mlab_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab_es_common_model.ddb/ddb_nadder_la_mlab_nd7-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_la_mlab_nd7-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_la_mlab_nd7-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_nd7-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_nd7-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_nd7-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab_nd7-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_la_mlab_nd7_common_model.ddb/ddb_nadder_la_mlab_pwr.utn/ddb_nadder_lab.dxf/ddb_nadder_lsm_top_bf-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_lsm_top_bf-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_lsm_top_bf-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_lsm_top_bf-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_lsm_top_bf-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_lsm_top_bf-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_lsm_top_bf-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_lsm_top_bf_common_model.ddb/ddb_nadder_lut_ram.dxf/ddb_nadder_lut_register.dxf/ddb_nadder_mac.dxf/ddb_nadder_maib_ss_lib-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_maib_ss_lib-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_maib_ss_lib-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_maib_ss_lib-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_maib_ss_lib-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_maib_ss_lib-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_maib_ss_lib-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_maib_ss_lib_common_model.ddb/ddb_nadder_maib_ss_lib_pwr.utn/ddb_nadder_maib_ss_lib_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_maib_ss_lib_test-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_maib_ss_lib_test-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_maib_ss_lib_test-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_maib_ss_lib_test_common_model.ddb/ddb_nadder_mmdigi_m20k-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_mmdigi_m20k-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_mmdigi_m20k-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_mmdigi_m20k-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_mmdigi_m20k-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_mmdigi_m20k-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_mmdigi_m20k-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_mmdigi_m20k_common_model.ddb/ddb_nadder_mmdigi_m20k_pwr.utn/ddb_nadder_mtbf_constants.sin/ddb_nadder_pad.ddb/ddb_nadder_part_info.ddb/ddb_nadder_ram.dxf/ddb_nadder_reva_aiot_ff_0c_fast.sin/ddb_nadder_reva_aiot_ff_100c_fast.sin/ddb_nadder_reva_aiot_ff_125c_fast.sin/ddb_nadder_reva_aiot_ff_n40c_fast.sin/ddb_nadder_reva_aiot_ff_n55c_fast.sin/ddb_nadder_reva_aiot_ii_0c_slow.sin/ddb_nadder_reva_aiot_ii_100c_slow.sin/ddb_nadder_reva_aiot_ii_125c_slow.sin/ddb_nadder_reva_aiot_ii_n40c_slow.sin/ddb_nadder_reva_aiot_ii_n55c_slow.sin/ddb_nadder_reva_aiot_ss_0c_slow.sin/ddb_nadder_reva_aiot_ss_100c_slow.sin/ddb_nadder_reva_aiot_ss_125c_slow.sin/ddb_nadder_reva_aiot_ss_n40c_slow.sin/ddb_nadder_reva_aiot_ss_n55c_slow.sin/ddb_nadder_reva_aiot_tt_0c_slow.sin/ddb_nadder_reva_aiot_tt_100c_nom.sin/ddb_nadder_reva_aiot_tt_100c_slow.sin/ddb_nadder_reva_aiot_tt_125c_slow.sin/ddb_nadder_reva_aiot_tt_25c_nom.sin/ddb_nadder_reva_aiot_tt_n40c_slow.sin/ddb_nadder_reva_aiot_tt_n55c_slow.sin/ddb_nadder_reva_ibis_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_reva_ibis_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_reva_ibis_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_reva_ibis_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_reva_ibis_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_reva_ibis_sim_cache.900mv_tt_25c_nom.hsd/ddb_nadder_reva_io_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_reva_io_sim_cache.900mv_ff_100c_fast.hsd/ddb_nadder_reva_io_sim_cache.900mv_ff_125c_fast.hsd/ddb_nadder_reva_io_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_reva_io_sim_cache.900mv_ff_n55c_fast.hsd/ddb_nadder_reva_io_sim_cache.900mv_ii_0c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ii_125c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ii_n40c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ii_n55c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ss_0c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ss_125c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ss_n40c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_ss_n55c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_0c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_100c_nom.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_125c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_n40c_slow.hsd/ddb_nadder_reva_io_sim_cache.900mv_tt_n55c_slow.hsd/ddb_nadder_reva_jspice_circuits.ddb/ddb_nadder_reva_jspice_ff_0c.ddb/ddb_nadder_reva_jspice_ff_100c.ddb/ddb_nadder_reva_jspice_ff_125c.ddb/ddb_nadder_reva_jspice_ff_n40c.ddb/ddb_nadder_reva_jspice_ff_n55c.ddb/ddb_nadder_reva_jspice_ii_0c.ddb/ddb_nadder_reva_jspice_ii_100c.ddb/ddb_nadder_reva_jspice_ii_125c.ddb/ddb_nadder_reva_jspice_ii_n40c.ddb/ddb_nadder_reva_jspice_ii_n55c.ddb/ddb_nadder_reva_jspice_netlist_key_circuits.ddb/ddb_nadder_reva_jspice_ss_0c.ddb/ddb_nadder_reva_jspice_ss_100c.ddb/ddb_nadder_reva_jspice_ss_125c.ddb/ddb_nadder_reva_jspice_ss_n40c.ddb/ddb_nadder_reva_jspice_ss_n55c.ddb/ddb_nadder_reva_jspice_tt_0c.ddb/ddb_nadder_reva_jspice_tt_100c.ddb/ddb_nadder_reva_jspice_tt_125c.ddb/ddb_nadder_reva_jspice_tt_25c.ddb/ddb_nadder_reva_jspice_tt_n40c.ddb/ddb_nadder_reva_jspice_tt_n55c.ddb/ddb_nadder_revb_aiot_ff_0c_fast.sin/ddb_nadder_revb_aiot_ff_100c_fast.sin/ddb_nadder_revb_aiot_ff_125c_fast.sin/ddb_nadder_revb_aiot_ff_n40c_fast.sin/ddb_nadder_revb_aiot_ff_n55c_fast.sin/ddb_nadder_revb_aiot_ii_0c_slow.sin/ddb_nadder_revb_aiot_ii_100c_slow.sin/ddb_nadder_revb_aiot_ii_125c_slow.sin/ddb_nadder_revb_aiot_ii_n40c_slow.sin/ddb_nadder_revb_aiot_ii_n55c_slow.sin/ddb_nadder_revb_aiot_ss_0c_slow.sin/ddb_nadder_revb_aiot_ss_100c_slow.sin/ddb_nadder_revb_aiot_ss_125c_slow.sin/ddb_nadder_revb_aiot_ss_n40c_slow.sin/ddb_nadder_revb_aiot_ss_n55c_slow.sin/ddb_nadder_revb_aiot_tt_0c_slow.sin/ddb_nadder_revb_aiot_tt_100c_nom.sin/ddb_nadder_revb_aiot_tt_100c_slow.sin/ddb_nadder_revb_aiot_tt_125c_slow.sin/ddb_nadder_revb_aiot_tt_25c_nom.sin/ddb_nadder_revb_aiot_tt_n40c_slow.sin/ddb_nadder_revb_aiot_tt_n55c_slow.sin/ddb_nadder_revb_ibis_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_revb_ibis_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_revb_ibis_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_revb_ibis_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_revb_ibis_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_revb_ibis_sim_cache.900mv_tt_25c_nom.hsd/ddb_nadder_revb_io_sim_cache.900mv_ff_0c_fast.hsd/ddb_nadder_revb_io_sim_cache.900mv_ff_100c_fast.hsd/ddb_nadder_revb_io_sim_cache.900mv_ff_125c_fast.hsd/ddb_nadder_revb_io_sim_cache.900mv_ff_n40c_fast.hsd/ddb_nadder_revb_io_sim_cache.900mv_ff_n55c_fast.hsd/ddb_nadder_revb_io_sim_cache.900mv_ii_0c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ii_100c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ii_125c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ii_n40c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ii_n55c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ss_0c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ss_100c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ss_125c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ss_n40c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_ss_n55c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_0c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_100c_nom.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_100c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_125c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_n40c_slow.hsd/ddb_nadder_revb_io_sim_cache.900mv_tt_n55c_slow.hsd/ddb_nadder_revb_jspice_circuits.ddb/ddb_nadder_revb_jspice_ff_0c.ddb/ddb_nadder_revb_jspice_ff_100c.ddb/ddb_nadder_revb_jspice_ff_125c.ddb/ddb_nadder_revb_jspice_ff_n40c.ddb/ddb_nadder_revb_jspice_ff_n55c.ddb/ddb_nadder_revb_jspice_ii_0c.ddb/ddb_nadder_revb_jspice_ii_100c.ddb/ddb_nadder_revb_jspice_ii_125c.ddb/ddb_nadder_revb_jspice_ii_n40c.ddb/ddb_nadder_revb_jspice_ii_n55c.ddb/ddb_nadder_revb_jspice_netlist_key_circuits.ddb/ddb_nadder_revb_jspice_ss_0c.ddb/ddb_nadder_revb_jspice_ss_100c.ddb/ddb_nadder_revb_jspice_ss_125c.ddb/ddb_nadder_revb_jspice_ss_n40c.ddb/ddb_nadder_revb_jspice_ss_n55c.ddb/ddb_nadder_revb_jspice_tt_0c.ddb/ddb_nadder_revb_jspice_tt_100c.ddb/ddb_nadder_revb_jspice_tt_125c.ddb/ddb_nadder_revb_jspice_tt_25c.ddb/ddb_nadder_revb_jspice_tt_n40c.ddb/ddb_nadder_revb_jspice_tt_n55c.ddb/ddb_nadder_routing_timing_corners.ddb/ddb_nadder_rsi.ddb/ddb_nadder_rt_dspl-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_dspl-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_dspl-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_dspl-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_dspl_common_model.ddb/ddb_nadder_rt_dspl_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_dspl_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_dspl_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_dspl_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_dspl_es_common_model.ddb/ddb_nadder_rt_hiol-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_hiol-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_hiol-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hiol-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hiol_common_model.ddb/ddb_nadder_rt_hiol_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_hiol_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_hiol_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hiol_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hiol_es_common_model.ddb/ddb_nadder_rt_hior-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_hior-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_hior-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hior-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hior_common_model.ddb/ddb_nadder_rt_hior_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_hior_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_hior_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_hior_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_hior_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hior_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_hior_es_common_model.ddb/ddb_nadder_rt_lab-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_lab-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_lab-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_lab-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_lab_common_model.ddb/ddb_nadder_rt_lab_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_lab_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_lab_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_lab_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_lab_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_lab_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_lab_es_common_model.ddb/ddb_nadder_rt_m20k_dspr-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_m20k_dspr-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr_common_model.ddb/ddb_nadder_rt_m20k_dspr_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_m20k_dspr_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_m20k_dspr_es_common_model.ddb/ddb_nadder_rt_mpt_sdm-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mpt_sdm-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm_common_model.ddb/ddb_nadder_rt_mpt_sdm_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mpt_sdm_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mpt_sdm_es_common_model.ddb/ddb_nadder_rt_mptol-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptol-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptol-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_common_model.ddb/ddb_nadder_rt_mptol_crc-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptol_crc-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptol_crc-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_crc-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_crc_common_model.ddb/ddb_nadder_rt_mptol_crc_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptol_crc_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptol_crc_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_crc_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_crc_es_common_model.ddb/ddb_nadder_rt_mptol_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptol_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptol_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptol_es_common_model.ddb/ddb_nadder_rt_mptor-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptor-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptor-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptor-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptor_common_model.ddb/ddb_nadder_rt_mptor_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptor_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptor_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptor_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptor_es_common_model.ddb/ddb_nadder_rt_mptpr-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptpr-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptpr-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptpr-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptpr_common_model.ddb/ddb_nadder_rt_mptpr_es-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_rt_mptpr_es-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_rt_mptpr_es-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr_es-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr_es-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr_es-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptpr_es-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_rt_mptpr_es_common_model.ddb/ddb_nadder_sipbotssnd4h_pwr.utn/ddb_nadder_siptopssnd4h_pwr.utn/ddb_nadder_soc_hps-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_hps-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_hps-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_hps-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_hps_common_model.ddb/ddb_nadder_soc_hps_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_hps_test-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_hps_test-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps_test-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps_test-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps_test-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_hps_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_hps_test-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_hps_test-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_hps_test_common_model.ddb/ddb_nadder_soc_mpfe-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_mpfe-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_mpfe-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_mpfe-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_mpfe_common_model.ddb/ddb_nadder_soc_mpfe_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_mpfe_test-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_mpfe_test-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe_test-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe_test-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe_test-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_mpfe_test-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_mpfe_test_common_model.ddb/ddb_nadder_soc_sdm-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_sdm-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_sdm-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_sdm-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_sdm_common_model.ddb/ddb_nadder_soc_sdm_lite-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_soc_sdm_lite-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_soc_sdm_lite-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm_lite-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm_lite-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm_lite-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_soc_sdm_lite-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_soc_sdm_lite_common_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_spine_top_cc_tap_cs_bf_0_common_model.ddb/ddb_nadder_static_pwr.utn/ddb_nadder_test_block-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_test_block_common_model.ddb/ddb_nadder_timing_corner_db.ddb/ddb_nadder_trd_corner_mapping.ddb/ddb_nadder_ufind2h_uibb-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind2h_uibb-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_ufind2h_uibb-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind2h_uibb-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_ufind2h_uibb-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_ufind2h_uibb-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_ufind2h_uibb-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_ufind2h_uibb_common_model.ddb/ddb_nadder_ufind4h_esramb-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_esramb-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_ufind4h_esramb-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramb-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramb-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramb-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_esramb-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_esramb_common_model.ddb/ddb_nadder_ufind4h_esramt-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_esramt-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_ufind4h_esramt-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramt-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramt-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramt-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_esramt-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_esramt_common_model.ddb/ddb_nadder_ufind4h_uibb-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_uibb-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_ufind4h_uibb-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibb-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibb-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibb-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_uibb-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_uibb_common_model.ddb/ddb_nadder_ufind4h_uibb_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_uibb_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibb_test_common_model.ddb/ddb_nadder_ufind4h_uibt-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_uibt-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_ufind4h_uibt-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibt-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibt-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibt-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_uibt-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_ufind4h_uibt_common_model.ddb/ddb_nadder_ufind4h_uibt_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_ufind4h_uibt_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_ufind4h_uibt_test_common_model.ddb/ddb_nadder_uib_topnd4h_sub-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_uib_topnd4h_sub-ff-hold-m40-bin2s-uifs-pifs-m40_model.ddb/ddb_nadder_uib_topnd4h_sub-ff-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_uib_topnd4h_sub-ff-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-ss-spd-0-bin2v-uifs-spifs-0_model.ddb/ddb_nadder_uib_topnd4h_sub-ss-spd-0-bin3v-uifs-spifs-0_model.ddb/ddb_nadder_uib_topnd4h_sub-ss-spd-100-bin2v-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-ss-spd-100-bin3v-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-0-bin1-uifs-spifs-0_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-100-bin2s-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-100-bin3ll-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-m40-bin2s-uifs-spifs-m40_model.ddb/ddb_nadder_uib_topnd4h_sub-tt-spd-m40-bin3ll-uifs-spifs-m40_model.ddb/ddb_nadder_uib_topnd4h_sub_common_model.ddb/ddb_nadder_uib_topnd4h_sub_test-ff-hold-125-bin2s-uisf-pisf-125_model.ddb/ddb_nadder_uib_topnd4h_sub_test-tt-spd-100-bin1-uisf-spisf-100_model.ddb/ddb_nadder_uib_topnd4h_sub_test_common_model.ddb/ddb_nadder_z1500a_pwr.utn/ddb_nadder_z1501a_pwr.utn/ddb_nadder_z1501b_pwr.utn/ddb_nadder_z1502a_pwr.utn/ddb_nadder_z1502b_pwr.utn/ddb_nadder_z1545a_pwr.utn/ddb_nadder_z1565a_pwr.utn/ddb_nadder_z8889a_pwr.utn/ddb_yeager_global_routing.dxf/ddb_yeager_local_routing.dxf/ddb_yeager_ncfg.dxf/family/io_tile/nd0/nd1/nd2/nd4h/nd4p/nd5expt_45/nd5revb/nd5u/nd7m/nd_microchip_lab/nd_minidev_45/nd_real_lab

filetypes:
  fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffdddddddddddddd


